


Rev C1, Page 1/38


#### **FEATURES**

- ♦ Latency-free sine-to-digital conversion to 4000 angle steps
- ♦ Input frequency: 200 kHz (x10), 20 kHz (x100), 2 kHz (x1000)
- ♦ Flexible pin assignment due to signal path multiplexers
- ♦ PGA inputs for differential and single-ended signals
- ♦ Variable input resistance for current/voltage conversion
- ♦ Signal conditioning for offset, amplitude and phase
- ♦ Controlled 50 mA current source for LED or MR sensor supply
- ♦ Fault-tolerant RS422 outputs with 50 mA sink/source drive current
- Preselectable minimum phase distance for spike-proof counter stimulus
- ♦ Zero signal conditioning and electronic index pulse generation
- ♦ Signal and operation monitoring with configurable alarm output, output shutdown and error storage
- I<sup>2</sup>C multimaster interface for in-circuit calibration and parameters (EEPROM)
- ♦ Adjustable overtemperature alarm and shutdown
- ♦ Supply from 4.3 to 5.5 V, operation from -40 to +100 °C
- ♦ Reverse-polarity-proof including the sub-system

#### **APPLICATIONS**

- Optical and magnetic position sensors
- ♦ Linear scales
- ♦ High-resolution angle sensing







Rev C1, Page 2/38

#### **DESCRIPTION**

Interpolator iC-MQF is a non-linear A/D converter which digitizes sine/cosine sensor signals using a count-safe tracking conversion principle with selectable resolution and hysteresis. The angle resolution per sine period can be set using SELRES; up to 4000 angle steps are possible (see page 27).

The angle position is output incrementally by differential RS422 drivers as an encoder quadrature signal with a zero pulse or, if selected, as a counter signal for devices compatible with 74HC191 or 74HC193.

The zero pulse is generated electronically when an enable has been set by the X1/X2 inputs. This pulse can be configured extensively: both in its relative position to the input signal with regard to the logic gating with A and/or B and in its width from 90° to 360° (1/4 to 1 T).

A preselectable minimum transition distance ensures glitch-free output signals and prevents counting errors which in turn boosts the noise immunity of the position encoder.

Programmable instrumentation amplifiers with selectable gain levels allow differential or single-ended, referenced input signals; a external reference can be used via input X2 as reference voltage for the offset correction.

The modes of operation differentiate between high impedance (V modes) and low impedance (I modes). This adaptation of the iC to voltage or current signals enables MR sensor bridges or photosensors to be directly connected up to the device. The optical scanning of low resolution code discs is also supported by the reference function of input X2; these discs do not evaluate tracks differentially but in comparison with a reference photodiode.

The integrated signal conditioning unit allows signal amplitudes and offset voltages to be calibrated accurately and any phase error between the sine and cosine signals to be corrected. The channel for the zero signal can be configured separately.

A control signal is generated from the conditioned signals which can track the transmitting LED of optical encoders via the integrated 50 mA driver stage (output ACO). If MR sensors are connected this driver stage can also track the power supply of the measuring bridges. By tracking the sensor energy supply any temperature and aging effects are compensated for, the input signals stabilized and the exact calibration of the input signals is maintained. This enables a constant accuracy of the interpolation circuit across the entire operating temperature range.

If control limits are reached, these can be indicated at the maskable error pin ERR. Faults such as overdrive, wire breakage, short circuiting, dirt or aging, for example, can be logged.

iC-MQF includes extensive self-test and system diagnosis functions which check whether the sensor is working properly or not. For all error events the user can select whether the fault is indicated at the pin ERR or whether the outputs should shutdown. At the same time errors can be stored in the EEPROM to enable failures to be diagnosed at a later stage. For encoder applications the line count of the code disc, the sensor signal regarding signal level and frequency and the operating temperature can be monitored, for example, the latter using an adjustable on-chip sensor.

Display error pin ERR is bidirectional; a system fault recognized externally can be recorded and also registered in the error memory.

iC-MQF is protected against reverse polarity and offers its monitored supply voltage to the external circuit, thus extending the protection to the system (for load currents up to 20 mA). Reverse polarity protection also covers the short-circuit-proof line drivers so that an unintentional faulty wiring during initial operation is tolerated.

On being activated the device configuration is loaded via the serial configuration interface from an external EEPROM and verified with a CRC. A microcontroller can also configure iC-MQF; the implemented interface is multimaster-competent and allows direct RAM access.



Rev C1, Page 3/38

00	/ NI	TE	N I	TC
CC	ИI		IA	ıσ


4	Gain Settings CH0	25
4	Offset Calibration CH0	25
5	SIGNAL LEVEL CONTROL and SIGNAL MONITORING	26
5	SINE TO DIGITAL CONVERSION	27
6		
40		28
12	_	28 29
13	Minimum Transition Distance	29
15	Signal Filter	29
15	FRROR MONITORING AND ALARM OLITPLIT	30
15		30
16	·	30
		30
16		31
		31
17	Clearing ERR1, ERR2 and ERR3	31
17		
17	REVERSE POLARITY PROTECTION	32
10	TEST MODE	33
_	Quick programming in the	
	•	34
		34
	maiamasier system	U-
19	GENERAL APPLICATION HINTS	35
	APPLICATION NOTES: SIGNAL	
20		35
20		35
20		35
21	• • •	36
22		
	APPLICATION NOTES: CIRCUIT EXAMPLES	36
24	DESIGN REVIEW: Notes On Chip Functions	36
25	REVISION HISTORY	37
	4 5 5 6 12 13 15 15 16 16 17 17 18 18 18 19 19 20 20 21 23 24 24	SIGNAL LEVEL CONTROL and SIGNAL MONITORING  SINE-TO-DIGITAL CONVERSION  OUTPUT SETTINGS AND ZERO SIGNAL  Zero Signal Generation Output Driver Configuration Minimum Transition Distance Signal Filter  Signal Filter  ERROR MONITORING AND ALARM OUTPUT  Alarm Output: I/O-pin ERR Line Count Error Excessive Temperature Warning  Priver Shutdown Error Logging Clearing ERR1, ERR2 and ERR3  REVERSE POLARITY PROTECTION  TEST MODE  Quick programming in the single master system  Quick programming in the multimaster system  GENERAL APPLICATION HINTS  APPLICATION NOTES: SIGNAL CONDITIONING  Signal Conditioning Example 1: Photodiode array connected to current inputs, LED supply with constant current source Signal Conditioning Example 2: Encoder supplying 100 mVpp to voltage inputs  APPLICATION NOTES: CIRCUIT EXAMPLES  DESIGN REVIEW: Notes On Chip Functions



Rev C1, Page 4/38

### **PACKAGING INFORMATION**

#### **PIN CONFIGURATION TSSOP20**



#### **PIN FUNCTIONS**

No.	Name	Function
-	X1	Signal Input 1 (Index +)
	X2	Signal Input 2 (Index -)
3	X3	Signal Input 3
	X4	Signal Input 4
5	VDDS <sup>1)</sup>	
		Analog Supply Voltage
		(reverse polarity proof, load 20 mA
		max.)
6	GNDS <sup>1)</sup>	
_		(reverse polarity proof)
	X5	Signal Input 5
	X6	Signal Input 6
9	ACO	Signal Level Controller,
4.0	004	high-side current source output
10	SDA	Serial Configuration Interface,
44	001	data line
11	SCL	Serial Configuration Interface, clock line
10	ND	
	NB PB	Incremental Output B- Incremental Output B+
_	NA	Incremental Output A-
	PA	Incremental Output A+
	GND	Ground
	VDD	+4.35.5 V Supply Voltage
	NZ	Incremental Output Z-
	PZ	Incremental Output Z+
	ERR	Error Signal (In/Out) / Test Mode Trig-
_,		ger Input

<sup>1)</sup> It is advisable to connect a bypass capacitor of at least 100 nF close to the chip's analog supply terminals.



Rev C1, Page 5/38

### **ABSOLUTE MAXIMUM RATINGS**

Beyond these values damage may occur; device operation is not guaranteed.

Item	Symbol	Parameter	Conditions			Unit
No.				Min.	Max.	
G001	V()	Voltage at VDD, PA, NA, PB, NB, PZ, NZ, SCL, SDA, ACO		-6	6	V
G002	V()	Voltage at ERR		-6	8	V
G003	V()	Pin-to-Pin Voltage			6	V
G004	V()	Voltage at X1X6, SCL, SDA		-0.3	VDDS +	V
					0.3	
G005	I(VDD)	Current in VDD		-20	400	mA
G006	I()	Current in VDDS, GNDS		-50	50	mA
G007	I()	Current in X1X6, SCL, SDA, ERR		-20	20	mA
G008	I()	Current in PA, NA, PB, NB, PZ, NZ		-100	100	mA
G009	I(ACO)	Current in ACO		-100	20	mA
G010	Vd()	ESD Susceptibility at all pins	HBM 100 pF discharged through 1.5 kΩ		2	kV
G011	Ptot	Permissible Power Dissipation			300	mW
G012	Tj	Junction Temperature		-40	150	°C
G013	Ts	Storage Temperature		-40	150	°C

### **THERMAL DATA**

Item	Symbol	Parameter	Conditions				Unit
No.				Min.	Тур.	Max.	
T01	Та	Operating Ambient Temperature Range		-40		100	°C
T02	Rthja	Thermal Resistance Chip to Ambient			80		K/W



Rev C1, Page 6/38

### **ELECTRICAL CHARACTERISTICS**

Operating Conditions: VDD = 4.3...5.5 V, Tj = -40 °C ... 125 °C, IBN calibrated to 200  $\mu$ A, unless otherwise stated

VDDS)  Cz()hi  C()hi  C()hi  C()lo  Ev(VDD)	Supply Current  Permissible Load Current VDDS  Clamp-Voltage hi at all pins  Clamp-Voltage hi at Inputs SCL, SDA  Clamp-Voltage hi at Inputs X1X6  Clamp-Voltage lo at all pins  Reverse-Polarity Current VDD vs. GND  Ling, Inputs X1X6 (CH1, CH2: i = 1)	Load current I(VDDS) to 10 mA Load current I(VDDS) to 20 mA  Tj = -40125 °C, no load  Tj = 27 °C, no load  Vc()hi = V() - V(VDD), I() = 1 mA  Vc()hi = V() - V(VDD), I() = 4 mA  I() = -4 mA  V(VDD) = -5.5V4.3 V	-20 -20 0.4 0.3 -1.2	18	5.5 5.5 25 0 11 1.5	V V mA mA MA V V
VDDS)  Cz()hi  C()hi  C()hi  C()lo  Ev(VDD)	Supply Current  Permissible Load Current VDDS  Clamp-Voltage hi at all pins  Clamp-Voltage hi at Inputs SCL, SDA  Clamp-Voltage hi at Inputs X1X6  Clamp-Voltage lo at all pins  Reverse-Polarity Current VDD vs. GND  sing, Inputs X1X6 (CH1, CH2: i = 1)	Load current I(VDDS) to 20 mA  Tj = -40125 °C, no load  Tj = 27 °C, no load  Vc()hi = V() - V(VDD), I() = 1 mA  Vc()hi = V() - V(VDD), I() = 4 mA  I() = -4 mA	-20 0.4 0.3	18	5.5 25 0 11 1.5	mA mA V
VDDS) Ccz()hi Cc()hi Cc()hi Cc()lo Cev(VDD)	Permissible Load Current VDDS  Clamp-Voltage hi at all pins  Clamp-Voltage hi at Inputs SCL, SDA  Clamp-Voltage hi at Inputs X1X6  Clamp-Voltage lo at all pins  Reverse-Polarity Current VDD vs. GND  Ing, Inputs X1X6 (CH1, CH2: i = 1)	Tj = 27 °C, no load  Vc()hi = V() - V(VDD), I() = 1 mA  Vc()hi = V() - V(VDD), I() = 4 mA  I() = -4 mA	0.4	18	0 11 1.5	mA MA V V
cz()hi c()hi c()hi c()hi c()lo cev(VDD)	Clamp-Voltage hi at all pins Clamp-Voltage hi at Inputs SCL, SDA Clamp-Voltage hi at Inputs X1X6 Clamp-Voltage lo at all pins Reverse-Polarity Current VDD vs. GND Ing, Inputs X1X6 (CH1, CH2: i = 1)	Vc()hi = V() - V(VDD), I() = 4 mA I() = -4 mA	0.4		11 1.5	V
C()hi C()hi C()lo ev(VDD) Conditionir	Clamp-Voltage hi at Inputs SCL, SDA  Clamp-Voltage hi at Inputs X1X6  Clamp-Voltage lo at all pins  Reverse-Polarity Current VDD vs. GND  ling, Inputs X1X6 (CH1, CH2: i = 1)	Vc()hi = V() - V(VDD), I() = 4 mA I() = -4 mA	0.3		1.5	V
/c()hi /c()lo ev(VDD)	SDA  Clamp-Voltage hi at Inputs X1X6  Clamp-Voltage lo at all pins Reverse-Polarity Current VDD vs. GND  sing, Inputs X1X6 (CH1, CH2: i = 1)	Vc()hi = V() - V(VDD), I() = 4 mA I() = -4 mA	0.3			
c()lo rev(VDD)	X1X6  Clamp-Voltage lo at all pins  Reverse-Polarity Current VDD vs. GND  ling, Inputs X1X6 (CH1, CH2: i = 1)	I() = -4 mA	-1.2		1.2	V
ev(VDD)	Reverse-Polarity Current VDD vs. GND sing, Inputs X1X6 (CH1, CH2: i = 1)	V				
onditionin	GND ning, Inputs X1X6 (CH1, CH2: i =	V(VDD) = -5.5V4.3 V	-1		-0.3	V
	<del>, • · · · · · · · · · · · · · · · · · · </del>				1	mA
in()sig		12, CH0: i=0)				
	Permissible Input Voltage Range	V	0.75		VDDS - 1.5	V
		V				V
	·	Ri(0) = 0; BIASi = 1	10		300	μA μA
.,	-					μA
` '		VREFin12		100		%
. ,	,		0.5		<b>– 2</b>	V
` '	·	R12(3:0) = 0x01	20	27	35	kΩ
kin()		Tj = 27 °C; Ri(3:0) = 0x09 Ri(3:0) = 0x00 Ri(3:0) = 0x02 Ri(3:0) = 0x04 Ri(3:0) = 0x06	16 1.1 1.6 2.2 3.2	20 1.6 2.3 3.2 4.6	24 2.1 3.0 4.2 6.0	kΩ kΩ kΩ kΩ
C(Rin)	Temperature Coefficient of Rin			0.15		%/K
		Ri(0) = 0, BIASi = 1 Ri(0) = 0, BIASi = 0	1.35 2.25	1.5 2.5	1.65 2.75	V V
60, G12		MODE = 0x05, Ri(3) = 0, GRi and GFi = 0x0 MODE = 0x05, Ri(3) = 0, GRi and GFi = max.		6 300		
		MODE = 0x05, $Ri(3) = 1$ , $GRi$ and $GFi = max$ .		1.5 75		
		GF2 = 0x10, GF1 = 0x0 GF2 = 0x10, GF1 = 0x7FF		255		% %
	Adjustment	for CH0 for CH1 for CH2		1.06 1.0009 1.06		
	Integral Linearity Error of Gain Adjustment		-1.06		1.06	
	Voltage	Vin()diff = V(PCHx) - V(NCHx); Ri(3) = 0 Ri(3) = 1	20 80		1000 4000	mVpp mVpp
in()os	Input Offset Voltage	referred to side of input		25		μV
OScal	Offset Calibration Range	referenced to the selected source (VOS0 resp. VOS12), mode <i>Calibration 2</i> ; ORi = 00 ORi = 01 ORi = 10		±100 ±200 ±600		%V() %V() %V()
r'i li	n(X2) n(X2) n(X2) n(X2) n(X2) n()  C(Rin) REFin() 0, G12  diff G	Input Current Out(X2) Output Voltage at X2  In(X2) Permissible Input Voltage at X2  In(X2) Input Resistance at X2  In(X2) Input Resistance at X2  In(X3) Input Resistance at X2  In(X4) Input Resistance vs. VREFin  C(Rin) Temperature Coefficient of Rin REFin() Reference Voltages VREFin() VREFin12  O, G12 Selectable Gain Factors  diff Relative Gain Ratio CH1 vs. CH2  G Step Width Of Fine Gain Adjustment  IL(Gi) Integral Linearity Error of Gain Adjustment  In()diff Recommended Differential Input Voltage  In()os Input Offset Voltage	Ri(0) = 0; BIASi = 1			Ri() = 0x09



Rev C1, Page 7/38

### **ELECTRICAL CHARACTERISTICS**

Operating Conditions: VDD = 4.3 ... 5.5 V, Tj = -40 °C ... 125 °C, IBN calibrated to 200 μA, unless otherwise stated

ltem No.	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
117	△OF0	CH0 Offset Calibration Step Width	referenced to the selected source VOS0; OR0 = 0x0		3.2		%
118	△OF12	CH1/2 Offset Calibration Step Width	referenced to the selected source VOS12; OR12 = 0x0		0.79		%
119	INL(OFi)	Integral Linearity Error of Offset Calibration	limited test coverage (guaranteed by design)	-5		5	LSB
120	PHI12	Phase Error Calibration Range	CH1 vs. CH2		±10.4		0
121	∆PHI12	Phase Error Calibration Step Width			0.02		0
122	INL(PHI12)	Integral Linearity Error of Phase Calibration	limited test coverage (guaranteed by design)	-0.8		0.8	0
123	fin()	Permissible Maximum Input Freq.	analog signal path	200			kHz
Sine-	To-Digital Co	nversion					,
201	AAabs	Absolute Angle Accuracy	referenced to 360° input signal, ideal waveform, quasi static signals, adjusted signal conditioning, SELHYS=0		0.13		٥
202	AArel	Relative Angle Accuracy	referenced to output period T (see Fig. 1), ideal waveform, quasi static signals; at 4 edges per period at 200 edges per period at 500 edges per period at 1000 edges per period at 2000 edges per period at 2000 edges per period at 4000 edges per period		1.7 3.5 7 14 28	10 10 10 15 30 50	% % % %
203	AAR	Repeatability	see 201; VDD = const., Tj = const.		0.1		0
204	fin()max	Maximum Input Frequency for Sine-To-Digital Conversion	MTD = 0x01, IPF < 10; refer to Figure 2 for dependencies			200	kHz
Line D	Priver Outpu	ts PA, NA, PB, NB, PZ, NZ					
501	Vs()hi	Saturation Voltage hi	Vs()hi = VDD - V(); SIK(1:0) = 00, I() = -1.2 mA SIK(1:0) = 01, I() = -4 mA SIK(1:0) = 10, I() = -20 mA SIK(1:0) = 11, I() = -50 mA			200 200 400 700	mV mV mV
502	Vs()lo	Saturation Voltage lo	SIK(1:0) = 00, I() = 1.2 mA SIK(1:0) = 01, I() = 4 mA SIK(1:0) = 10, I() = 20 mA SIK(1:0) = 11, I() = 50 mA			200 200 400 700	mV mV mV
503	Isc()hi	Short-Circuit Current hi	V() = 0 V; SIK(1:0) = 00 SIK(1:0) = 01 SIK(1:0) = 10 SIK(1:0) = 11	-4 -12 -60 -150		-1.2 -4 -20 -50	mA mA mA mA
504	Isc()lo	Short-Circuit Current lo	V() = VDD; SIK(1:0) = 00 SIK(1:0) = 01 SIK(1:0) = 10 SIK(1:0) = 11	1.2 4 20 50		4 12 60 150	mA mA mA
505	tr()	Rise Time	RL = 100 Ω to GND; SSR(1:0) = 00 SSR(1:0) = 01 SSR(1:0) = 10 SSR(1:0) = 11	5 5 20 50		20 40 140 350	ns ns ns ns
506	tf()	Fall Time	RL = 100 Ω to VDD; SSR(1:0) = 00 SSR(1:0) = 01 SSR(1:0) = 10 SSR(1:0) = 11	5 5 30 50		20 40 140 350	ns ns ns ns
507	IIk()tri	Leakage Current	TRIHL(1:0) = 11 (tristate)		20	100	μΑ
508	Ilk()rev	Leakage Current	reversed supply voltage		100		μΑ
509	Rin()cal	Test Signal Source Impedance	Op. modes Calibration 1, 2, 3		2.5	4	kΩ



Rev C1, Page 8/38

### **ELECTRICAL CHARACTERISTICS**

Operating Conditions: VDD = 4.3 ... 5.5 V, Tj = -40 °C ... 125 °C, IBN calibrated to 200 µA, unless otherwise stated

ltem No.	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
510	I()cal	Permissible Test Signal Load	Op. modes Calibration 1, 2, 3	-3		3	μA
511	tclk()lo	Clock Signal Low-Pulse Duration for CP, CPD, CPU	Op. mode Mode 191/193; MTD = 0x03 MTD = 0x04 MTD = 0x05 MTD = 0x06 MTD = 0x07 MTD = 0x08 MTD = 0x09 MTD = 0x0A MTD = 0x0A MTD = 0x0A MTD = 0x0B MTD = 0x0C MTD = 0x0C MTD = 0x0E MTD = 0x0E		50 62.5 75 87.5 100 150 200 300 400 500 600 700 800		ns ns ns ns ns ns ns ns ns ns
512	tw()hi	Duty Cycle	referenced to output period T, see Figure 1		50		%
513	t <sub>AB</sub>	Phase Shift A vs. B	see Figure 1		25		%
514	tмтD	Minimum Phase Distance	edge to edge, see Figure 1, CFGOSZ calibrated; MTD = 0x01 MTD = 0x02 MTD = 0x03 MTD = 0x04 MTD = 0x05 MTD = 0x06 MTD = 0x07 MTD = 0x08 MTD = 0x08 MTD = 0x09 MTD = 0x0A MTD = 0x0B MTD = 0x0B MTD = 0x0C MTD = 0x0C MTD = 0x0E MTD = 0x0F	45 65 90 110 130 150 175 260 345 515 685 860 1030 1200 1370		75 115 135 170 200 230 260 390 520 780 1040 1300 1560 1820 2080	ns ns ns ns ns ns ns ns ns ns ns
515	$\Delta t_{MTD}$	Minimum Phase Distance Variation	VDD = 4.35.5 V, Tj = 27 °C, variation vs. VDD = 5 V; VDD = 5 V, Tj = -40125 °C, variation vs. Tj = 27 °C;	-10 -5		10 15	%
Signa	Level Cor	ntroller ACO					II.
601	Vs()hi	Saturation Voltage hi	Vs()hi = VDD - V(), ACOT(1:0) = 0x2, ACOS(4:0) = 0x1F; ACOR(1:0) = 0x0, I() = -5 mA ACOR(1:0) = 0x1, I() = -10 mA ACOR(1:0) = 0x2, I() = -25 mA ACOR(1:0) = 0x3, I() = -50 mA			1 1 1 1.2	V V V
602	Isc()hi	Short-Circuit Current hi	V() = 0 VDD - Vs()hi, ACOT(1:0) = 0x2, ACOS(4:0) = 0x1F; ACOR(1:0) = 0x0 ACOR(1:0) = 0x1 ACOR(1:0) = 0x2 ACOR(1:0) = 0x3	-10 -20 -50 -100		-5 -10 -25 -50	mA mA mA mA
603	It()min	Control Range Monitoring 1: lower limit	referenced to range ACOR(1:0)		3		%Isc
604	It()max	Control Range Monitoring 2: upper limit	referenced to range ACOR(1:0)		90		%Isc
605	Vt()min	Signal Level Monitoring 1: lower limit	referenced to Vscq()		40		%Vpp
606	Vt()max	Signal Level Monitoring 2: upper limit	referenced to Vscq()		130		%Vpp



Rev C1, Page 9/38

### **ELECTRICAL CHARACTERISTICS**

Operating Conditions: VDD = 4.3 ... 5.5 V, Tj = -40 °C ... 125 °C, IBN calibrated to 200 µA, unless otherwise stated

Item No.	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
	L Current Sou	rce and Reference Voltages			-7	1119111	
801	IBN	Bias Current Source	Calibration 1, I(NB) vs. VDDS; CFGIBN = 0x0 CFGIBN = 0xF	110		370	μA μA
			IBN calibrated at Tj = 25 °C	180	200	220	μA
802	VBG	Internal Bandgap Reference		1.2	1.25	1.3	V
803	VPAH	Reference Voltage		45	50	55	%VDD
804	V05	Reference Voltage V05		450	500	550	mV
805	V025	Reference Voltage V025			50		%V05
Powe	r-Down-Res	set					
901	VDDon	Turn-on Threshold VDD, Pow- er-Up-Enable	increasing voltage at VDD	3.6	4.0	4.3	V
902	VDDoff	Turn-off Threshold VDD, Power-Down-Reset	decreasing voltage at VDD	3.0	3.5	3.8	V
903	VDDhys	Hysteresis		0.4			V
Error	Signal Inpu	t/Output, Pin ERR				•	
B01	Vs()lo	Saturation Voltage lo	versus GND, I() = 4 mA			0.4	V
B02	Isc()lo	Short-Circuit Current lo	versus GND, V(ERR) ≤ VDD	4	5	8	mA
B03	Isc()	Low-Side Current Source For Data Output	versus GND, V(ERR) > VTMon L state Z state		2		mA mA
B04	Vt()hi	Input Threshold Voltage hi	versus GND			2	V
B05	Vt()lo	Input Threshold Voltage lo	versus GND	0.8			V
B06	Vt()hys	Input Hysteresis	Vt()hys = Vt()hi - Vt()lo	300	500		mV
B07	lpu()	Input-Pull-Up-Current	V() = 0VDD - 1 V, EPU = 1	-400	-300	-200	μA
B08	Vpu()	Pull-Up-Voltage	$Vpu() = VDD - V(), I() = -5 \mu A, EPU = 1$			0.4	·v
B09	VTMon	Test Mode Turn-on Threshold	increasing voltage at ERR			VDD +	V
B10	VTMoff	Test Mode Turn-off Threshold	decreasing voltage at ERR	VDD + 0.5			V
B11	VTMhys	Test Mode Threshold Hysteresis	VTMhys = VTMon — VTMoff	0.15	0.3		V
B12	fclk()	Data Output Signal Frequency	ENFAST = 0 ENFAST = 1	120 480	160 640	200 800	kHz kHz
B13	tp(ERR)in	Process Delay for System Error Message at ERR	upon power up (VDD > VDDon)		10		ms
Rever	se Polarity	Protection and Supply Switches	VDDS, GNDS				
C01	Vs()	Saturation Voltage vs. VDD	Vs(VDDS) = VDD - V(VDDS); I(VDDS) = -100 mA I(VDDS) = -2010 mA			150 250	mV mV
C02	Vs()	Saturation Voltage vs. GND	Vs(GNDS) = V(GNDS) - GND; I(GNDS) = 010 mA I(GNDS) = 1020 mA			150 200	mV mV
C03	C()	Backup Capacitor Analog Supply VDDS vs. GNDS		100			nF



Rev C1, Page 10/38

### **ELECTRICAL CHARACTERISTICS**

Operating Conditions: VDD = 4.3 ... 5.5 V, Tj = -40 °C ... 125 °C, IBN calibrated to 200 μA, unless otherwise stated

Item No.	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Serial	Configurat	ion Interface SCL, SDA		Ш	1	J.	
D01	Vs()lo	Saturation Voltage lo	I() = 4 mA			400	mV
D02	lsc()lo	Short-Circuit Current lo		4		75	mA
D03	Vt()hi	Input Threshold Voltage hi				2	V
D04	Vt()lo	Input Threshold Voltage lo		0.8			V
D05	Vt()hys	Input Hysteresis	Vt()hys = Vt()hi — Vt()lo	300	500		mV
D06	lpu()	Input Pull-Up Current	V() = 0VDDS - 1 V	-600	-300	-60	μA
D07	Vpu()	Pull-Up Voltage	Vpu() = VDDS - V(), I() = -5 μA			0.4	V
D08	fclk()	Clock Frequency at SCL	ENFAST = 0 ENFAST = 1	60 240	80 320	100 400	kHz kHz
D09	tbusy()cfg	Duration of Startup Configuration	IBN not calibrated, EEPROM access without read failure, time to outputs operational; ENFAST = 0 ENFAST = 1		36 24	48 34	ms ms
D10	tbusy()err	End Of I2C Communication; Time Until I2C Slave Is Enabled	IBN not calibrated; V(SDA) = 0V V(SCL) = 0V or arbitration lost no EEPROM CRC ERROR		4 indef. 45 95	12 135 285	ms ms ms ms
D11	tp()	Start Of Master Activity On I2C Protocol Error	SCL without clock signal: V(SCL) = constant; IBN not calibrated IBN calibrated to 200 µA	25 64	80 80	240 150	μs μs
Temp	erature Mon	nitoring					
E01	VTs	Temperature Sensor Voltage	VTs() = VDDS - V(PA), Calibration 3, without load; Tj = -40 °C Tj = 27 °C Tj = 100 °C	740 620 460	770 650 520	790 670 540	mV mV mV
E02	TCs	Temp. Co. Temperature Sensor Voltage			-1.8		mV/K
E03	VTth	Temperature Warning Activation Threshold	VTth() = VDDS - V(NA), Tj = 27 °C, Calibration 3, without load; CFGTA(3:0) = 0x0 CFGTA(3:0) = 0xF	260 470	310 550	360 630	mV mV
E04	TCth	Temp. Co. Temperature Warning Activation Threshold			0.06		%/K
E05	Tw	Warning Temperature	CFGTA(3:0) = 0x0 CFGTA(3:0) = 0xF	125	140 65	80	°C
E06	Thys	Warning Temperature Hysteresis	80 °C < Tj < 125 °C	10	15	25	°C
E07	ΔT	Relative Shutdown Temperature	$\Delta T = Toff - Tw$	5	15	25	°C



Rev C1, Page 11/38




Figure 1: Definition of relative angle error and minimum phase distance.




Figure 2: Maximum input frequency depending on interpolation factor.



Rev C1, Page 12/38

### **PROGRAMMING**

Register Map, Overview Page 13	Signal Leve	I ControllerPage 26
Serial Configuration Interface	ACOT(1:0):	Controller Operating Modes
ENFAST: I <sup>2</sup> C Fast Mode	ACOR(1:0):	Output Current Range
ENSL: I <sup>2</sup> C Slave Mode	ACOS(4:0):	Setpoint (relates to ACOT)
CHKSUM: CRC of chip configuration data (address range 0x00 to 0x2F)	Sine-To-Dig	ital Conversion
CHPREL: Chip Release	SELRES:	Converter Resolution
END: Enable Device	SELHYS:	Converter Hysteresis
Calibration		
CFGIBN: Bias Current		Output LogicPage 28
CFGTA: Temperature Monitoring	CFGABZ:	Output Logic
Operating Modes Page 18		Zero Signal Positioning
MODE: Operating Mode	ENZFF:	Zero Signal Synchronization
Input Configuration	Output Sett	<b>ings</b> Page 29
and Signal Path Multiplexer	SIK:	Output Short-Circuit Current
CH2	SSR:	Output Slew Rate
BIAS12: Reference Voltage CH1, CH2	TRIHL:	Output Drive Mode
R0: I/V Mode and Input Resistance CH0	MTD:	Minimum Transition Distance
BIAS0: Reference Voltage CH0	ENF:	Noise Filter
MUX: Input Multiplexer	CFGOSZ:	Calibration of MTD Oscillator
Signal Conditioning CH1, CH2 (X3X6) Page 23	Error Monite	oring and Alarm Output Page 30
GR12: Gain Range CH1, CH2 (coarse) GF1: Gain Factor CH1 (fine)	EMTD:	Min. Indication Time Alarm Output ERR
GF2: Gain Factor CH2 (fine)	EPH:	I/O Logic Alarm Output ERR
VOS12: Offset Reference Source CH1, CH2	EPU:	Pull-Up Enable Alarm Output ERR
VDC1: Intermediate Voltage CH1	EPU. EMASKA:	Error Mask Alarm Output ERR
VDC2: Intermediate Voltage CH2 OR1: Offset Range CH1 (coarse)	LINECNT:	Line Count Reference
OF1: Offset Factor CH1 (fine)		
OR2: Offset Range CH2 (coarse)	EMASKO:	Error Mask Driver Shutdown
OF2: Offset Factor CH2 (fine)	PDMODE:	Driver Activation
PH12: Phase Correction CH1 vs. CH2	EMASKE:	Error Mask EEPROM Savings
Signal Conditioning CH0 (X1, X2) Page 25	ERR1:	Error Protocol: First Error
GR0: Gain Range CH0 (coarse)	ERR2:	Error Protocol: Last Error
GF0: Gain Factor CH0 (fine)	ERR3:	Error Protocol: History
VOS0: Offset Reference Source CH0 OR0: Offset Range CH0 (coarse)	Test Mode .	Page 33
OF0: Offset Factor CH0 (fine)	EMODE:	Test Mode



Rev C1, Page 13/38

### REGISTER MAP

2 Bit  CFGIBN(3:0) A(4:0)  MODE(3:0)  R0(3:0)  R12(3:0)  0  4:0)  GR12  4:0)	OR0(1:0) (2:0) VDC1(9:8)
R0(3:0) R0(3:0) R12(3:0) 0 4:0) GR12 4:0)	OR0(1:0) (2:0) VDC1(9:8)
R0(3:0) R0(3:0) R12(3:0) 0 4:0) GR12 4:0)	OR0(1:0) (2:0) VDC1(9:8)
MODE(3:0)  R0(3:0)  R12(3:0)  0  4:0)  GR12  4:0)	OR0(1:0) (2:0) VDC1(9:8)
R0(3:0) R12(3:0) 0 4:0) GR12	OR0(1:0) (2:0) VDC1(9:8)
R0(3:0) R12(3:0) 0 4:0) GR12	OR0(1:0) (2:0) VDC1(9:8)
R12(3:0) 0 4:0) GR12	OR0(1:0) (2:0) VDC1(9:8)
R12(3:0) 0 4:0) GR12	OR0(1:0) (2:0) VDC1(9:8)
R12(3:0) 0 4:0) GR12	OR0(1:0) (2:0) VDC1(9:8)
4:0) GR12	OR0(1:0) (2:0) VDC1(9:8)
4:0) GR12 4:0)	OR0(1:0) (2:0) VDC1(9:8)
GR12 4:0)	(2:0) VDC1(9:8)
GR12 4:0)	(2:0) VDC1(9:8)
GR12 4:0)	VDC1(9:8)
4:0)	VDC1(9:8)
4:0)	VDC1(9:8)
4:0)	VDC1(9:8)
•	, ,
•	, ,
	, ,
	, ,
	OD4/4:0\
	OD4/4:0\
	OR1(1:0)
OF2(1	10:8)
	0
	ACOT(1:0)
	MASKA(9:8)
	MACKO (0:0)
E	MASKO(9:8)
FA	MACKE(0.0)**
EN	MASKE(9:8)**
VELLIVO(0:0)	
SELHYS(3:0)	
	E



Rev C1, Page 14/38

Regist	er Map							
Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Output	Driver Setting	gs	'		•			1
0x22	0	0	SIK	(1:0)	SSR	(1:0)	TRIH	L(1:0)
Line Co								
0x23				LINEC	NT(7:0)			
0x24	0	0			LINECN	IT(13:8)		
Sine-To	-Digital-Conv	ersion, Calibr	ation					
0x25	0	0	0	0	0	(	CFGOSZ(2:0	))
Reserv	ed							
0x26	0	0	0	0	0	0	0	0
0x27	0	0	0	0	0	0	0	0
0x28	0	0	0	0	0	0	0	0
0x29	free for OEM data							
0x2A		free for OEM data						
0x2B		free for OEM data						
0x2C					DEM data			
0x2D	free for OEM data							
0x2E				tree for (	DEM data			
Check	Sum					<del></del>		
0x2F	CHKSUM(7:0) of EEPROM data [CHPREL(7:0), refer to Table 7]							
Error R	egister							
0x30	ERR1(7:0)							
0x31	ERR2(5:0) ERR1(9:8)							
0x32		ERR3(3:0) ERR2(9:6)						
0x33	0 0 ERR3(9:4)							
Notes	1	The device RAM initially contains random data following power-on.  **) Mandatory programming of EEPROM: END = 1, EMASKO(7, 6) = 0, EMASKE(8, 7, 6) = 0.						
	**) Mandatory	programming of	EEPROM: END	= 1, EMASKO(	/, ປ) = ປ, EMASK	LE(8, 7, 6) = 0.		

Table 4: Register layout (EEPROM)



Rev C1, Page 15/38

#### **SERIAL CONFIGURATION INTERFACE**

The serial configuration interface consists of the two pins SCL and SDA and enables read and write access to an EEPROM with an I<sup>2</sup>C interface. The readout clock rate can be selected using ENFAST.

ENFAST	Adr 0x00, bit 4
Code	Function
0	Regular clock rate, f(SCL) approx. 80 kHz
1	High clock rate, f(SCL) approx. 320 kHz
Notes	For in-circuit programming bus lines SCL and SDA require pull-up resistors. For line capacitances to 170 pF, adequate values are: $4.7 \ k\Omega \ \mbox{with clock frequency } 80 \ \mbox{kHz} \\ 2 \ \mbox{k}\Omega \ \mbox{with clock frequency } 320 \ \mbox{kHz}$
	The pull-up resistors may not be less than 1.5 kΩ. To separate the signals a ground line between SCL and SDA is recommended. iC-MQF requires a supply voltage during EEPROM programming (5 V to VDD).

Table 5: I<sup>2</sup>C Fast Mode

Once the supply has been switched on, the iC-MQF outputs are high impedance (tristate) until a valid configuration is read out from the EEPROM using device ID 0x50.

Bit errors in the 0x00 to 0x2F memory section are pinpointed by the CRC deposited in register CHKSUM(7:0) (address 0x2F in the EEPROM; the CRC polynomial used is "'1 0001 1101"' with a start value of "1").

If the configuration data is not confirmed by the CRC, the readin process is repeated. If no valid configuration data is available after a fourth readin, iC-MQF terminates EEPROM access and switches to I<sup>2</sup>C slave mode. This switch takes place after 150 ms at the latest (see Electrical Characteristics, D11), for example if no EEPROM is connected.

Bit ENSL decides (for devices loading a valid configuration from the EEPROM register) whether the I<sup>2</sup>C slave function is enabled or not.

ENSL	Adr 0x02, bit 6
Code	Function
0	Normal operation
1	I <sup>2</sup> C Slave Mode Enable (Device ID 0x55)

Table 6: I<sup>2</sup>C Slave Mode

#### **Example of CRC Calculation Routine**

#### **EEPROM Selection**

The following minimal requirements must be fulfilled:

- Operation from 3.3 to 5 V, I2C interface
- At least 512 bits, 64x8 (address range used is 0x00 to 0x3F)
- Support of Page Write with Pages of at least 4 bytes. Otherwise, errors can not be saved to the EEPROM (EMASKE = 0x0).
- Device ID 0x50 "1010 000", no occupation of 0x55 (A2...A0 = 0). Otherwise, iC-MQF can not be accessed via 0x55 in I<sup>2</sup>C slave mode.

Recommended devices: Atmel AT24C01, ST M24C01, ST M24C02, ROHM BR24L01A-W, BR24L02-W



Rev C1, Page 16/38

### $I^2C$ Slave Mode (ENSL = 1)

In this mode iC-MQF behaves like an I<sup>2</sup>C slave with the device ID 0x55 and the configuration interface permits write and read accesses to iC-MQF's internal registers.

For chip release verification purposes an identification value is stored under ROM address 0x2F; a write access to this address is not permitted.

CHPREL	Adr 0x2F, bit 7:0 (ROM)
Code	Chip Release
0x22	iC-MQ F2
0x23	iC-MQ F3

Table 7: Chip Release

END	Adr 0x02, bit 7
Code	Function
0	Standby: Sin/D converter and line driver disabled (configuration changes allowed, see Table 10)
1	Enable Device: Restart of Sin/D conversion, line driver active (configuration data must be valid)
Notes	END is evaluated only during I <sup>2</sup> C slave mode. Write access changes the function. Read access does not return the chip's state.  Program END = 1 to EEPROM.

Table 8: Configuration Enable

The registers 0x0 to 0x2E must be initialized with correct values before enabling iC-MQF. This can be done through the I<sup>2</sup>C slave interface if iC-MQF is used without EEPROM or if the EEPROM content is invalid. Initially, END (bit 7 of address 0x02) must be set to zero, then all registers must be configured. Finally, set END to one without changing other bits of address 0x02 to enable the device.




Figure 3: Programming via I<sup>2</sup>C. END is altered by changing only bit 7 of address 0x02 and leaving bits 6:0 unchanged.

### Intermediate error information buffer (Addr. 0x40-0x43)

The intermediate error information buffer is initialized whenever iC-MQF is enabled (END set to 1): ERR1 and ERR3 data is copied from RAM Addr. 0x30-0x33, and ERR2 data is initialized with 0.

The intermediate error information is modified based on EMASKE and occurring errors. (See section *Error Logging* on page 31.)

The data of the intermediate error information buffer is invalid after an EEPROM write access failed. In this case END must be toggled (set to 0, then set to 1) before accessing the intermediate error information buffer.

Register	Read access via I <sup>2</sup> C slave mode (ENSL = 1)
RAM Addr	Content
0x00-0x25	Configuration data (see EEPROM addresses 0x00-0x25)
0x26-0x28	Not available*
0x29-0x2E	Configuration data (see EEPROM addresses 0x29-0x2E)
0x2F	Chip release CHPREL(7:0)
0x30-0x33	Configuration data (see EEPROM addresses 0x30-0x33)
0x34-0x38	Not available
0x39-0x3E	Configuration data (see EEPROM addresses 0x29-0x2E)
0x3F	Chip release CHPREL(7:0)
0x40-0x43	Intermediate error information buffer
0x44-0x7F	Not available
Notes	*) The EEPROM addresses 0x26-0x28 are not available in iC-MQF RAM.

Table 9: RAM Read Access

Register	Write access via I <sup>2</sup> C slave mode (ENSL = 1)
RAM Addr	Access and conditions
0x00	Changes permitted (wrong entries for CFGIBN can limit functions)
0x01	Changes permitted
0x02	Changes to bits 6:0 are permitted only during standby (END = 0, ie. bit 7); Restarting Sin/D conversion by changing END (bit 7) is permitted only with no changes of operating mode (bits 6:0 remain as set)
0x03-0x16	Changes permitted, no restrictions
0x1B-0x25	Changes are permitted during standby (END = 0)
0x26-0x28	Not available
0x29-0x2E	Changes permitted, no restrictions
0x2F	No write access permitted
0x30-0x33	Changes permitted during standby (END = 0)
0x34-0x43	No write access permitted
0x44-0x7F	Not available

Table 10: RAM Write Access



Rev C1, Page 17/38

#### BIAS CURRENT SOURCE AND TEMPERATURE SENSOR CALIBRATION

#### **Bias Current**

The calibration of the bias current source in operation mode Calibration 1 (see Table 13) is prerequisite for adherence to the given electrical characteristics and also instrumental in the determination of the chip timing (e.g. clock frequency at SCL). The IBN bias current is measured by connecting pin VDDS and pin NB with a 10 k $\Omega$  resistor. The setpoint is 200  $\mu A$  which is equivalent to a voltage drop of 2 V.

**Notice:** The measurement delivers a false reading when outputs are tristate (due to a configuration error after cycling power, for instance).

CFGIBN	Adr 0x00, bit 3:0		
Code k	$IBN \sim \frac{31}{39-k}$	Code k	$IBN \sim \frac{31}{39-k}$
0x0	79 %	0x8	100 %
0x1	81 %	0x9	103 %
0x2	84 %	0xA	107 %
0x3	86 %	0xB	111 %
0x4	88 %	0xC	115 %
0x5	91 %	0xD	119 %
0x6	94 %	0xE	124 %
0x7	97 %	0xF	129 %

Table 11: Bias Current

### **Temperature Sensor**

The temperature monitoring is calibrated in operating mode *Calibration 3*.

The voltage VTs, at which the warning message is generated, is determined first. A voltage ramp from VDDS towards GNDS is applied to pin PA until pin ERR displays the warning message. The following settings are required for this measurement: EMASKA = 0x20, EMTD = 0x00 and EPH = 0x00.

The signal at pin ERR switches from tristate to low (on reaching the warning threshold VTs) and then from low to tristate (on overshooting the threshold of the overtemperature self protection which is not relevant to calibration). To avoid confusion a clear change of state

(from low to high) should be generated with the help of an external pull-up resistor at pin ERR.

Example:  $VTs(T_1)$  is ca. 650 mV, measured from VDDS versus PA, with  $T_1 = 25$  °C; -

The necessary reference voltage  $VTth(T_1)$  is then calculated. The required warning temperature  $T_2$ , temperature coefficients TCs and TCth (see Electrical Characteristics, Section E) and measurement value  $VTs(T_1)$  are entered into this calculation:

$$VTth(T_1) = \frac{VTs(T_1) + TCs \cdot (T_2 - T_1)}{1 + TCth \cdot (T_2 - T_1)}$$

Example: For  $T_2 = T_1 + 100 \, \text{K VTth}(T_1)$  must be programmed to 443 mV.

Reference voltage VTth( $T_1$ ) is provided for a high impedance measurement (10 M $\Omega$ ) at output pin NA (measurement against VDDS) and must be set to the calculated value by programming CFGTA(3:0).

Example: Altering VTth( $T_1$ ) from 310 mV (measured with CFGTA(3:0)= 0x0) to 443 mV is equivalent to 143 %, the closest value for CFGTA is 0x9;

CFGTA	Adr 0x01, bit 4:0		
Code k	$VTth \sim \frac{65+3k}{65}$	Code k	$VTth \sim \frac{65+3k}{65}$
0x0	100 %	0x8	137 %
0x1	105 %	0x9	142 %
0x2	109 %	0xA	146 %
0x3	114 %	0xB	151 %
0x4	118 %	0xC	155 %
0x5	123 %	0xD	160 %
0x6	128 %	0xE	165 %
0x7	132 %	0xF	169 %
0x10-0x1F	reserved		
Notes	With CFGTA = 0xF with CFGTA = 0x0		/ I /

Table 12: Temperature Monitoring



Rev C1, Page 18/38

#### **OPERATING MODES**

iC-MQF has various modes of operation, for which the functions of outputs PA, NA, PB, NB, PZ, NZ and ERR are altered.

Two operating modes can be selected for the output of the angle position in normal operation. *Mode 191/193* provides control signals for devices compatible with 74HC191 or 74HC193, whereas in *Mode ABZ* the angle position is output incrementally as an encoder quadra-

ture signal with a zero pulse. Only in these modes are the line drivers and the reverse polarity protection feature active.

In order to condition the input signals and to calibrate and test iC-MQF *Calibration* and *Test* modes are available. Digital and analog test signals are provided; the latter must always be measured at high load impedance.

MODE(3:0)		Addr. 0x02;	bit 3:0					
Code	Operating Mode	Pin PA	Pin NA	Pin PB	Pin NB	Pin PZ	Pin NZ	Pin ERR
0x00	Mode ABZ	Α	not(A)	В	not(B)	Z	not(Z)	ERR
0x0F	Mode 191/193	CPD	CPU	СР	nU/D	MR	nPL	ERR
0x01	Calibration 1	res.	res.	res.	IBN	PCH0	NCH0	res.
0x02	Calibration 2	PCH1	NCH1	PCH2	NCH2	VDC1	VDC2	res.
0x03	res. *	res.	res.	res.	res.	res.	res.	res.
0x04	res. *	res.	res.	res.	res.	res.	res.	res.
0x05	Test 5	PSIN	NSIN	PCOS	NCOS	res.	res.	res.
0x06	Test 6 (MUX=0x40)	X4	X6	Х3	X5	X1	X2	res.
0x07	Calibration 3	VTs	VTth	res.	res.	VTTFE	VTTSE	ERR
0x08	res. *	res.			•	•		
0x09	res. *	res.						
0x0A	res. *	res.	res.	res.	res.	res.	res.	res.
0x0B	System Test	A <sub>4</sub>	A <sub>8</sub>	B <sub>4</sub>	B <sub>8</sub>	Z <sub>In</sub>	TP1	ERR
0x0C	res. *	res.	res.	res.	res.	res.	res.	res.
0x0D	res. *	res.	res.	res.	res.	res.	res.	res.
0x0E	res. *	res.		•	•	•		
	Hints	*) Test functi	on for iC-Hau	s device test c	only.			

Table 13: Operating Modes

### Mode ABZ

In *Mode ABZ* A/B signals are generated and output via PA, NA, PB and NB. A configurable zero signal is provided at pins PZ and NZ. The differential RS422 line drivers are active; a Nx pin supplies a complementary signal which is the inversion of pin Px.

#### Mode 191/193

In *Mode 191/193* the output pins provide control signals for counter devices compatible with 74HC191 or 74HC193 according to the following table. The driving capability (SIK) and the slew rate (SSR) of the output drivers must be selected so that the clock pulses can be output with a short low pulse according to the chosen minimum phase distance (see Electrical Characteristics, 511).

Mode	Mode 191/193					
Pin	Signal	Description				
PA	CPD	Clock Down Pulse				
NA	CPU	Clock Up Pulse				
PB	CP	Clock Pulse				
NB	nU/D	Count Direction (0: up, 1: down)				
PZ	MR	Asynch. Master Reset (active high) Signal is '1' if index position is reached, otherwise '0'.				
NZ	nPL	Asynch. Parallel Load Input (active low) / Reset (active low) Signal is '0' if index position is reached, otherwise '1'.				

Table 14: Operating mode for counter devices compatible with 74HC191 or 74HC193.



Rev C1, Page 19/38

#### Calibration 1, 2, 3, Test 5

These modes are used to condition the input signals and calibrate iC-MQF. In mode *Calibration 1* the user can measure the IBN bias current and the zero channel analog signals are available (PCH0 and NCH0) (for zero channel calibration see page 25).

In mode *Test 5* the conditioned sine and cosine signals are output (PSIN, NSIN, PCOS and NCOS). In mode *Calibration 2* the conditioned sine and cosine signals are output with a gain which is reduced by factor 6 (PCH1, NCH1, PCH2 and NCH2). The intermediate potentials VDC1 and VDC2 are provided on Pin PZ and Pin NZ if VOS12 is set to 0x3. (For a description of the calibration process, see page 23).

In mode *Calibration 3* the internal temperature monitoring signals are provided. Calibration of the bias current source and temperature monitoring is described on page 17.

#### **TEST 6**

The input voltages at the pins X3 to X6 can be checked in mode *Test 6*. The following settings are required here:

• MUX = 0x40

### **System Test and Digital Calibration**

This mode enables the signal conditioning to be adjusted using comparated sine and cosine signals. At a resolution of 8 the interpolator generates a switchpoint every 45 degrees. The objective of the calibration procedure is a pulse duty cycle of exactly 50% respectively for  $A_4$ ,  $B_4$  und  $A_8$ ,  $B_8$ .

Syste	System Test					
Pin	Signal	Description				
PA	A <sub>4</sub>	Offset CH1				
NA	A <sub>8</sub>	Phase deviation from 90° between CH1 and CH2				
РВ	B <sub>4</sub>	Offset CH2				
NB	B <sub>8</sub>	Amplitude deviation between CH1 and CH2				
PZ	Z <sub>In</sub>	Digital zero signal, unmasked				
NZ	TP1	Verification of line count (pulses) between two zero pulses Low signal: verification running (state after power on reset) High signal: verification finished An error messaging at ERR is valid after the second zero signal (enable required).				
The fo	The following settings are required for mode System Test:					

Table 15: Digital Calibration Signals

MODE = 0x0B, SELRES = 0x0002, SELHYS = 0xF,

CFGABZ(7:4) = '0000'



Rev C1, Page 20/38

#### INPUT CONFIGURATION AND SIGNAL PATH MULTIPLEXER

All input stages are configured as instrumentation amplifiers and thus directly suitable for differential input signals. Referenced input signals can be processed; input X2 can be configured as a reference input. Both current and voltage signals can be processed, selected using R12 and R0.




Figure 4: Signal conditioning input circuit.

#### **Current Signals**

In I Mode an input resistor Rin() becomes active at each input pin, converting the current signal into a voltage signal. Input resistance Rin() consists of a pad wiring resistor and resistor Rui() which is linked to the adjustable bias voltage source VREFin().

The table besides shows the possible selections, with Rin() giving the typical resulting input resistance (see Electrical Characteristics for tolerances). The input resistor should be set in such a way that intermediate potentials VDC1 and VDC2 lie between 125 mV and 250 mV (verifiable in mode *Calibration* 2).

**NB.** The input circuit is not suitable for back-to-back photodiodes.

### **Voltage Signals**

In V mode an optional voltage divider can be selected which reduces unacceptably large input amplitudes to ca. 25%. The circuitry is equivalent to the resistor chain in I mode; the pad wiring resistor is considerably larger here, however.

R12	Addr 0x05, bit 3:0		
R0	Addr 0x04, bit 3:0		
Code	Nominal Rin()	Internal Rui()	I/V Mode
-000	1.7 kΩ	1.6 kΩ	current input
-010	2.5 kΩ	2.3 kΩ	current input
-100	3.5 kΩ	3.2 kΩ	current input
-110	4.9 kΩ	4.6 kΩ	current input
1—1	20 kΩ	5 kΩ	voltage input 4:1*
0—1	high impedance	1 ΜΩ	voltage input 1:1
Notes	When using X2 as reference input for single-ended signals use R12 = R0.  *) VREFin is the voltage divider's footpoint. Input currents may be positive or negative (Vin > VREFin, or Vin < VREFin)		

Table 16: I/V Mode and Input Resistance

BIAS12	Addr 0x05, bit 6
BIAS0	Addr 0x04, bit 6
Code	Function
0	VREFin = 2.5 V for low-side current sinks (e.g. photodiodes with common anode at GNDS)
1	VREFin = 1.5 V for high-side currrent-sources (e.g. photodiodes with common cathode at VDDS) for voltage sources versus ground (e.g. iC-SM2, Wheatstone sensor bridges) for voltage sources with low-side reference (e.g. iC-LSHB, when using BIASEX = 11)
Notes	When using X2 as reference input for single-ended signals use BIAS12 = BIAS0.

Table 17: Reference Voltage



Rev C1, Page 21/38


### Signal Path Multiplexer

The Pins X2 to X6 are assigned to the internal channels CH1 and CH2 according to Table 18, the signals for

index channel CH0 are always connected to the pins X1 and X2.

MUX(6:0)	Adr 0x03, bit 6:0						
Code	Function	PCH0i	NCH0i	PCH1i	NCH1i	PCH2i	NCH2i
MUX(2:0)	Adr 0x03, bit 2:0						
any	Fixed assignment	X1	X2	X4			
0	Differential input configuration				X6	Х3	X5
2	Single crossing				X5	X3	X6
3	Double crossing				Х3	X5	X6
4	Single-ended input configuration				X2	Х3	X2
7	Single crossing				X2	X5	X2
MUX(3)	Adr 0x03, bit 3			1			
0	Default assignment	→ PCH0o	→ NCH0o				
1	Index signal inversion	→ NCH0o	→ PCH0o				
MUX(5:4)	Adr 0x03, bit 5:4		-	1		-	
0	Default assignment		X2				
2	X2 Output function: internal VREF <sub>in</sub> is output to X2		$VREF_{in} \rightarrow X2$				
3	X2 Reference function: external VREF <sub>ex</sub> supplies X2 and replaces internal VREFin		X2←VREF <sub>ex</sub>				
MUX(6:0)	Adr 0x03, bit 6:0						<u>'</u>
Code	Function	Pin PZ	Pin NZ	Pin PA	Pin NA	Pin PB	Pin NB
	Default assignment			PCH1o	NCH1o	PCH2o	NCH2o
0x40	TEST 6 (MODE = 0x6) OpAmp bypass function	X1	X2	X4	X6	X3	X5
Notes re. M	UX(6:0)	Settings whi	ch are not exp	licitly specif	ied may lead t	o an undesire	d chip functi

Table 18: Input Multiplexer Function, Input Signal Mode, and Reference Selection



NB: VREFin is referenced to GNDS.

Figure 5: Permissible common mode range and maximum input signal for lowest gain (GR12 = 0x0, GF1, GF2 = 0x00); left side: voltage input 1:1, right side: voltage input 4:1.



Rev C1, Page 22/38




Figure 6: Permissible common mode range for voltage input 4:1 in dependancy to the reference voltage.



Rev C1, Page 23/38

### **SIGNAL CONDITIONING CH1, CH2**

It is recommended to use operating mode *Test 5* for the calibration of the sine signals. The sine signals are also available in operating mode *Calibration 2* for reasons of compatibility to iC-MQF, but the amplitudes are smaller (approx. 50% with respect to operating mode *Test 5*).

Alternatively, characteristic digital test signals are available for offset, amplitude and phase conditioning in operating mode *System Test*.

### **Gain Settings**

The gain is set in four steps:

- 1. The sensor supply controller is shut down and the constant current source for the ACO output is set to a suitable output current (register ACOT = 0x2, ACOR and ACOS values close to the later operating point).
- 2. The coarse gain GR12 is selected so that differential signal amplitudes of ca. 6 Vpp are produced in operation mode *Test 5* (signal PSIN versus NSIN and PCOS versus NCOS).
- 3. Using fine gain factor GF2 the cosine signal amplitude is then adjusted to exactly 6 Vpp.
- 4. The sine signal amplitude can then be adjusted to the cosine signal amplitude via fine gain factor GF1.

This results in a total gain of GR12\*GFi for differential input signals.




Figure 7: Definition of 6 Vpp signal. Termination R0 must be high-ohmic during all *Test* and *Calibration* modes.

GR12	Adr 0x0a, bit 2:0	
Code	Range R12=0x9	Range R12 <del>7</del> 0x9
0x0	3.0	12.0
0x1	6.0	24.6
0x2	7.8	31.8
0x3	10.2	40.2
0x4	13.2	52.2
0x5	15.6	63.0
0x6	19.8	79.2
0x7	24.0	96.0
Notes	Valid for all operation modes except for Calibration 2 (reduces gain to 1/6).	

Table 19: Gain Range CH1, CH2 (coarse)

GF2	Adr 0x0c, bit 4:0
Code	Factor
0x00	1.00
0x01	1.06
	6.25 <sup>GF2</sup> / <sub>31</sub>
0x1F	6.25

Table 20: Fine Gain Factor CH2

GF1	Adr 0x0b, bit 6:0, Adr 0x0a, bit 7:4
Code	Factor
0x000	1.0
0x001	1.0009
	6.25 <sup>GF1</sup> / <sub>1984</sub>
0x7FF	6.6245

Table 21: Fine Gain Factor CH1



Rev C1, Page 24/38

#### Offset Calibration CH1, CH2

In order to calibrate the offset the reference source must first be selected using VOS12. Two fixed voltages and two dependent sources are available for this purpose. The fixed voltage sources should be selected for external sensors which provide stable, self-regulating signals.

So that photosensors can be operated in optical encoders iC-MQF tracks changes in offset voltages via the signal-dependent source VDC when used in conjunction with the controlled sensor current source for LED supply (pin ACO). The VDC potential automatically tracks higher DC photocurrents. To this end intermediate potentials VDC1 and VDC2 must be adjusted to a minimal AC ripple using the selectable k factor (this calibration must be repeated when the gain setting is altered).

The feedback of pin voltage V(ACO) fulfills the same task as source VDC when MR bridge sensors are supplied by the controlled sensor current source or by supply VDDS.

VOS12	Addr 0x05, bit 5:4
Code	Type of source
0x0	Feedback of ACO pin voltage: V(ACO)/20 for supply-dependent differential voltage signals for Wheatstone sensor bridges to measure VDDS
0x1, 0x2	Fixed reference: V05 of 500 mV, V025 of 250 mV for single-ended current or voltage signals for single-ended or differential stabilized signals (regulated sensor or waveform generator)
0x3	Self-tracking sources VDC1, VDC2 (125250 mV) for differential current signals for differential voltage signals*
Notes	*) Requires MUX(5:4) = 3 and the sensor's reference connected to input X2; refer to Elec. Char. No. 105 for acceptable input voltage).

Table 22: Offset Reference Source CH1, CH2

VDC1	Addr 0x0E, bit 1:0; Addr 0x0D, bit 7:0
VDC2	Addr 0x0F, bit 5:0; Addr 0x0E, bit 7:4
Code	$VDCi = (1 - k) \cdot VPi + k \cdot VNi$
0x000	k = 1/3
0x001	k = 0.3386
	$k = 1/3 + 1/3 \cdot Code/1023$
0x200	k = 0.5000 (center setting)
0x3FF	k = 2/3
Notes	Adjustment is required only if VOS12 = 0x3

Table 23: Intermediate Voltages CH1, CH2

The offset calibration range for CH1 and CH2 is set using OR1 and OR2. Both sine and cosine signals are then calibrated using factors OF1 and OF2. The calibration target is reached when the DC fraction of the differential signals PCHi versus NCHi is zero.

OR1	Addr 0x10, bit 1:0
OR2	Addr 0x10, bit 3:2
Code	Range
0x0	x1
0x1	x2
0x2	x6
0x3	x12

Table 24: Offset Range CH1, CH2

OF1	Addr 0x11, bit 6:0; Addr 0x10, bit 7:4		
OF2	Addr 0x13, bit 2:0; Addr 0x12, bit 7:0		
Code	Factor	Code	Factor
0x000	0	0x400	0
0x001	0.00098	0x401	- 0.00098
	+ Code / 1023		- (Code - 1024) / 1023
0x3FF	1	0x7FF	_ 1

Table 25: Offset Factors CH1, CH2

#### Phase Correction CH1 vs. CH2

The phase shift between CH1 and CH2 can be adjusted using parameter PH12. Following phase calibration other calibration parameters may have to be readjusted (those as amplitude compensation, intermediate potentials and offset voltages).

PH12	Addr 0x14, bit 5:0; Addr 0x13, bit 7:4		
Code	Correction angle	Code	Correction angle
0x000	0°	0x200	0°
0x001	+ 0.0204 °	0x201	- 0.0204 °
	+ 10.42° · PH12/511		– 10.42 ° ⋅ (PH12 - 512)/511
0x1FF	+ 10.42°	0x3FF	- 10.42 °

Table 26: Phase Correction CH1 vs. CH2



Rev C1, Page 25/38

#### **SIGNAL CONDITIONING CHO**

The voltage signals needed to calibrate the zero channel are available in mode *Calibration 1*. The relative phase position of the ungated zero signal Zin compared to A and B can be determined in mode *System Test*.

#### **Gain Settings CH0**

The CH0 gain is set in the following steps:

- 1. The sensor supply controller is shut down and the constant current source for the ACO output is set to the same values as during the calibration of CH1 and CH2 (registers ACOT, ACOR and ACOS).
- 2. The coarse gain is selected so that a differential signal amplitude of ca. 1 Vpp is produced internally (signal PCH0 versus NCH0).
- 3. GF0 then permits fine gain adjustment to 1 Vpp. The total gain is accrued from GR0 x GF0.

GR0	Addr 0x07, bit 6:4	
Code	Range R0 = 0x9	Range R0 ≠ 0x9
0x0	0.5	2.0
0x1	1.0	4.1
0x2	1.3	5.3
0x3	1.7	6.7
0x4	2.2	8.7
0x5	2.6	10.5
0x6	3.3	13.2
0x7	4.0	16.0

Table 27: Gain Range CH0

GF0	Addr 0x08, bit 4:0
Code	Factor
0x00	1.00
0x01	1.06
	6.25 <sup>GF0</sup> 31
0x1F	6.25

Table 28: Fine Gain Factor CH0

#### **Offset Calibration CH0**

The offset reference source is selected with VOS0. The offset compensation is set with OR0 and OF0 (see Offset Calibration CH1 and CH2 for further information).

VOS0	Addr 0x04, bit 5:4
Code	Source
0x0	0.05 · V(ACO)
0x1	0.5 V
0x2	0.25 V
0x3	VDC1

Table 29: Offset Reference Source CH0

OR0	Addr 0x07, bit 1:0
Code	Range
0x0	x1
0x1	x2
0x2	x6
0x3	x12

Table 30: Offset Range CH0 (coarse)

OF0	Addr 0x09, bit 5:0		
Code	Factor	Code	Factor
0x00	0	0x20	0
0x01	0.0322	0x21	- 0.0322
	+ Code /31		- (Code - 32)/31
0x1F	1	0x3F	<b>– 1</b>

Table 31: Offset Factor CH0 (fine)



Rev C1, Page 26/38

#### SIGNAL LEVEL CONTROL and SIGNAL MONITORING

iC-MQF's signal level controller can keep the input signals for the sine-to-digital converter constant, regardless of temperature and aging effects, when using control output ACO for tracking the sensor supply.

ACOR(1:0) presets the output current range of pin ACO, the control's highside current source output, and ACOT(1:0) defines its control mode.

The resulting internal signal amplitude and the control's operating range are both monitored and thus can be used for error messaging.

Addr 0x15, bit 7:6 ACOR (1:0)		
Code	Function	
00	5 mA - Range	
01	10 mA - Range	
10	25 mA - Range	
11	50 mA - Range	

Table 32: ACO Output Current Range (applies for control modes and constant current source)

ACOT (1:0)	Addr 0x16, bit 1:0
Code	Function
00	Sine/cosine square control
01	Sum control
10	Constant current source
11	Not permitted (device test only)

Table 33: ACO Output Control Mode

**Notice:** Excessive input signals or internal signal clipping can interfere control operation, so that the preset operating point may not be reached (upon power up) or maintained (upon disturbances). Use Control Error 2 and Signal Error 1 for monitoring and configure EMASKA accordingly.

The standard control mode is *square control* which uses (sine<sup>2</sup> + cosine<sup>2</sup>) to adjust the ACO output current. ACOS(4:0) determines the internal signal amplitudes within the closed-loop control and, simultaneously, the amplitude monitoring thresholds. The ideal setpoint here is 3 Vpp referred to the sin/cos test signals available in operating mode *Test 5*.

With *sum control* mode selected, the DC references (VDC1+VDC2) are used to adjust the output current of pin ACO.

The constant current source is intended for signal conditioning purposes, i.e. for the adjustment of gain, offset

and phase correction values without interference by signal level controlling.

Addr 0x15, bit 5:1 ACOS (4:0)		
Code	Square control ACOT = 00	
0x00	$Vpp() \approx 1800  mV  (60  \%)$	
0x01	Vpp() ≈ 1830 mV (61 %)	
	$\approx 1800  \text{mV} \frac{77}{77 - (1.25 * Code)}$	
0x19	$Vpp() \approx 3000mV\ (98\%)$	
0x1F	$Vpp() \approx 3600mV(120\%)$	

Table 34: Square Control Setpoint (internal sin/cos signal amplitude)




Figure 8: Signal monitoring and test signals in *Test 5* mode (example for ACOS(4:0) = 0x19).

Signal monitoring and limits			
ADJ (4:0)	Vt()min max	ADJ (4:0)	Vt()min max
0x00	0.72 V2.34 V	0x19	1.2 V3.9 V
0x01	0.732 V2.38 V		
		0x1F	1.44 V4.68 V
Notes	All values nominal, see also Elec. Char. Nos. 605, 606		

Table 35: Signal Monitoring

The signal monitoring thresholds are tracked according to ACOS (4:0) and fit for *square control mode*. When using *sum control mode* a different operating point can be required for which the monitoring thresholds may not be suitable. In this case signal monitoring should be disabled via the error mask (see EMASKA etc.).



Rev C1, Page 27/38

ACOS (4:0)	Addr 0x15, bit 5:1	
Code	Sum control ACOT = 01	
0x00	$VDC1 + VDC2 \approx 245\text{mV}$	
0x01	$VDC1 + VDC2 \approx 249\text{mV}$	
		$pprox 245 mV rac{77}{77 - (1.25 * Code)}$
0x1F	$VDC1 + VDC2 \approx 490\text{mV}$	( ,

Table 36: Sum Control Setpoint (DC average)

Addr 0x15, bit 5:1 ACOS (4:0)		
Code	Constant current source ACOT = 10	
0x00	I(ACO) ≈ 3.125% Isc(ACO)	
0x01	$I(ACO) \approx 6.25\% Isc(ACO)$	
	$\approx 3.125\% * (Code + 1) * Isc(ACO)$	
0x1F	I(ACO) ≈ 100% Isc(ACO)	
Notes	See Elec. Char. No. 602 for Isc(ACO)	

Table 37: Current Source Setpoint (ACO output current)

#### SINE-TO-DIGITAL CONVERSION

SELRES	Addr 0x21, bit 6:0; Addr 0x20, bit 7:0		
Value	STEP Angle Steps Per Period	IPF Interpolation Factor	fin()max Permissible Input Frequency (@ MTD)
0x0001	4	1	200 kHz (0x1)
0x0002	8	2	200 kHz (0x1)
0x0004	16	4	200 kHz (0x1)
0x0005	20	5	200 kHz (0x1)
0x0008	32	8	200 kHz (0x1)
0x000A	40	10	200 kHz (0x1)
0x0014	80	20	166 kHz (0x1)
0x0019	100	25	133 kHz (0x1)
0x0028	160	40	83 kHz (0x1)
0x0032	200	50	66 kHz (0x1)
0x0064	400	100	20 kHz (0x4*)
0x007D	500	125	16 kHz (0x4*)
0x00C8	800	200	7.1 kHz (0x6*)
0x00FA	1000	250	5.7 kHz (0x6*)
0x01F4	2000	500	2.5 kHz (0x7*)
0x03E8	4000	1000	0.8 kHz (0x8*)
Notes	Other settings are not allowed.  *) Recommended MTD setting, refer to Design Review page 36.		

Table 38: Converter Resolution

iC-MQF's converter resolution is selected with SELRES. For a resolution of 4, four angle steps per input signal period are generated so that the switching frequency at the A and B output matches the sine frequency at the input.

The programmable converter hysteresis is determined by SELHYS. It is set in multiples of the increment size and may have a maximum of 45° of the input signal period.

SELHYS	Addr 0x1F, bit 3:0		
Code	Function	Code	Function
0x0	nearly none	0x8	2.0°
0x1	0.09°	0x9	4.0°
0x2	0.18°	0xA	6.0°
0x3	0.36°	0xB	8.0°
0x4	0.45°	0xC	10.0°
0x5	0.72°	0xD	11.25°
0x6	1.0°	0xE	22.5°
0x7	1.5°	0xF	45°

Table 39: Converter Hysteresis



Rev C1, Page 28/38

#### **OUTPUT SETTINGS AND ZERO SIGNAL**

The interpolation factor IPF determines the number of A/B signal cycles per input signal period. These A/B signal cycles are counted in the internal register POS, which can be used to blank the zero pulse.

POS is set to 0 if the input sine/cosine phase angle is zero degrees, its maximum value is  $POS_{max} = IPF-1$ . The internal A/B signal cycle adheres to the following pattern:

Α	1	1	0	0
В	1	0	0	1

Table 40: Internal A/B Signal Cycle

Inversions and reversals can be selected for the output of the A/B/Z signals and the zero signal can be blanked with any combination of the internal A and B signal by programming parameter CFGABZ.

CFGABZ	Addr 0x1D, bit 7:0	
Bit	Function and Description	
7	Output inversion for channel A: PA<>NA PA = P1i xor CFGABZ(7)	
6	Output inversion for channel B: PB<>NB PB = P2i xor CFGABZ(6)	
5	Output inversion for index channel: PZ<>NZ PZ = P0i xor CFGABZ(5)	
4	Exchange of the A/B signals  0: P1i = A, P2i = B  1: P1i = B, P2i = A	
	Zero Signal Blanking CFGABZ(3:0)	
3	Enable for A = 1, B = 1	
2	Enable for A = 1, B = 0	
1	Enable for A = 0, B = 0	
0	Enable for A = 0, B = 1	

Table 41: Output Logic




Figure 9: Signal Path from A and B to PA/NA and PB/NB

### **Zero Signal Generation**

The generation of the zero signal is dependant on the internal signal  $Z_{In}$  which is produced by comparing the calibrated CH0 input signals. The offset calibration of CH0 influences the width of the  $Z_{In}$  signal. The correct position of  $Z_{In}$  should be checked before configuring the zero signal blanking logic. This is possible by comparing the  $Z_{In}$  signal with the PA/PB signals in *Mode ABZ*:  $Z_{In}$  is displayed on pin ERR if EMASKA = 0x010 and EMTD = 0x0 is programmed.




Figure 10: Signal path from Z<sub>In</sub> to PZ/NZ

The blanking of the  $Z_{ln}$  signal by CFGZPOS is relative to the internal A/B cycle count POS. Multiple settings of CFGZPOS are possible at high resolutions, choose a setting which centers the output signal PZ in relation to  $Z_{ln}$ . Attention: Programming CFGZPOS to a cycle count larger than POS<sub>max</sub> leads to undetermined zero signal prevention.

CFGZPOS	Addr 0x1E, bit 7:0
Bit	Description
7	0: Mask not used
	1: Mask Enable
	(zero signal blanking with POS enabled)
(6:0)	For IPF < 200:
	blanking of Z <sub>In</sub> if POS ≠ CFGZPOS(6:0)
	For IPF≥ 200:
	blanking of $Z_{ln}$ if POS $\neq$ 8 * CFGZPOS(6:0)
Example	Assuming an index window where sine crosses cosine (45°):
	CFGZPOS = 13 for IPF 100, respectively
	CFGZPOS = 16 for IPF 1000

Table 42: Zero Signal Positioning

ENZFF	Addr 0x02, bit 4
Code	Description
0	Zero signal output with state change of P0i
1	Zero signal output synchronized with A/B signal
Note	This function requires an index gating window Z <sub>in</sub> that fully overlaps the selected AB cycle for indexing.

Table 43: Zero Signal Synchronization



Rev C1, Page 29/38

### **Output Driver Configuration**

The output drivers can be used as push-pull, lowside or highside drivers; the mode of operation is determined by TRIHL(1:0).

The slew rate can be set using SSR to suit the length of the cable. Lower slew rates are used to avoid steep edges when transmitting via short wires, but can result in a limiting of the maximum permissible output frequency. (For example, this frequency is 300 kHz at a slew rate of 300 ns if the RS422 specification is to be adhered to. (the tolerances in Electrical Characteristics, numbers 506/507, must be observed)).

The short-circuit current can be set by SIK and can be minimized when connecting to on board logic or to an external 24 V line driver. If the outputs are used as RS422-compatible 5 V drivers, it is recommended that SIK = 11 to keep the power dissipation of iC-MQF low.

TRIHL	Addr 0x22, bit 1:0
Code	Function
00	Push-pull operation
01	Highside driver mode (P channel open drain)
10	Lowside driver mode (N channel open drain)
11	Not permitted

Table 44: Output Drive Mode

SSR	Addr 0x22, bit 3:2
Code	Function
00	Nominal value 12 ns
01	Nominal value 25 ns
10	Nominal value 80 ns
11	Nominal value 220 ns
Note	See Elec. Char. 505/ 506

Table 45: Output Slew Rate

SIK	Addr 0x22, bit 5:4
Code	Function
00	typ. 2 mA, linking logic or driver ICs
01	typ. 8 mA
10	typ. 40 mA
11	typ. 100 mA, recommended for RS422
Note	See Elec. Char. 503/ 504

Table 46: Output Short-Circuit Current

#### **Minimum Transition Distance**

Register CFGOSZ(2:0) calibrates the timing of  $t_{MTD}$ , the minimum transition distance in *Mode ABZ*, and tclk()lo, the low pulse duration of the clock signals in *Mode 191/193* (see Elec.Char., no. 511 and no. 514).

CFGOSZ	Addr 0x25, bit 2:0		
Code k		Code k	
0x0	140 %	0x4	105 %
0x1	130 %	0x5	100 %
0x2	120 %	0x6	92 %
0x3	110 %	0x7	n/a

Table 47: Calibration of MTD Oscillator

The calibration must be executed in *Mode 191/193* with register MTD(3:0) = 0x0F. Apply a sine signal at the inputs X3 to X6 and observe the length of the low pulses at pin PB. The setting of CFGOSZ is correct if the observed tclk()lo is close to the nominal value of Elec. Char. no. 511.

MTD	Addr 0x1F, bit 7:4		
Code	Mode ABZ: t <sub>MTD</sub>	Mode 191/193: tclk()lo	
0x0	not available	not available	
0x1	50 ns	not available	
0x2	75 ns	not available	
0x3	100 ns	50 ns	
0x4	125 ns	62.5 ns	
0x5	150 ns	75 ns	
0x6	175 ns	87.5 ns	
0x7	200 ns	100 ns	
0x8	300 ns	150 ns	
0x9	400 ns	200 ns	
0xA	600 ns	300 ns	
0xB	800 ns	400 ns	
0xC	1.0 µs	500 ns	
0xD	1.2 µs	600 ns	
0xE	1.4 µs	700 ns	
0xF	1.6 µs 800 ns		
Note	All timing specifications are nominal values, see Elec. Char. 514 for tolerances.		

Table 48: Minimum Transition Distance

If CFGOSZ(2:0) is set correctly, the minimum transition distance of the output signals can be preset by MTD(3:0). This setting limits the maximum possible output frequency to ensure a safe transmission to counters, which permit only a low input frequency and thus cannot debounce spikes. The configuration of the RS422 output drivers (with regard to the driver current and slew rate) and the cable length must be taken into account when choosing the minimum edge distance.

#### Signal Filter

ENF	Addr 0x03, bit 7
Code	Function
0	Disabled
1	Noise limiting signal filter enabled (default)

Table 49: Noise Filter



Rev C1, Page 30/38

#### **ERROR MONITORING AND ALARM OUTPUT**

iC-MQF monitors the input signals, the internal interpolator and the sensor supply controller via which the input signal levels are stabilized. If the sensor supply tracking unit reaches its control limits this can be interpreted as an end-of-life message, for example.

Three separate error masks stipulate whether error events are signaled as an alarm via I/O pin ERR (mask EMASKA), whether they cause the RS422 line drivers to shutdown or not (mask EMASKO) or whether they are stored in the EEPROM (mask EMASKE).

### Alarm Output: I/O-pin ERR

Pin ERR is operated by a current-limited open-drain output driver and has an internal pull-up which can be disabled. The ERR pin also acts as an input for external system error messaging and for switching iC-MQF to test mode for which a voltage of larger than VTMon must be applied (see page 33). Interpretation of an external system error message and the phase of the message output is configured by EPH, the minimum indication time by EMTD.

EPH	Addr 0x1A, bit 4		
Code	State on error	State w/o error	
0*	active low	high impedance, with input function for a low-active system error;	
1	high impedance	pedance active low	
Notes	*) Pin ERR is disabled during driver shutdown and cannot indicate errors in this case.		

Table 50: I/O Logic, Alarm Output ERR

EMTD	Addr 0x18, bit 6:4		
Code	Indication Time	Code	Indication Time
0x0	0 ms	0x4	50 ms
0x1	12.5 ms	0x5	62.5 ms
0x2	25 ms	0x6	75 ms
0x3	37.5 ms	0x7	87.5 ms

Table 51: Min. Indication Time, Alarm Output ERR

EPU	Addr 0x1A, bit 5
Code	Function
0	No internal pull-up
1	Internal 300 µA pull-up current source active

Table 52: Pull-Up Enable, Alarm Output ERR

EMASKA	Addr 0x18, bit 1:0; Addr 0x17, bit 7:0	
Bit	Error event	
9	Line count error (wrong count of sine periods between two zero pulses)	
8	Temporal tracking error (out-of-sync: position output differs from actual angle, e.g. after cycling power)	
7	Loss of tracking (excessive input frequency)	
6*	Configuration error (SDA or SCL pin error, no acknowledge signal from EEPROM or invalid check sum)	
5	Excessive temperature warning	
4	Ungated index enable signal $Z_{In}$ (comparated X1/X2 inputs for CFGABZ and CFGZPOS adjustment, at EMTD = 0x0)	
3	Control error 2: range at max. limit	
2	Control error 1: range at min. limit	
1	Signal error 2: clipping	
0	Signal error 1: loss of signal (poor differential amplitude**, wrong s/c phase)	
Code	Function	
1	Enable: event changes state of pin ERR (if EMASKO does not disable the output function).	
0	Disable: event does not affect pin ERR.	
Notes	*) Pin ERR can not pull low on configuration error, use high-active error logic instead (EPH = 1);  **) Also due to excessive input signals or internal signal clipping.	

Table 53: Error Mask Alarm Output ERR

#### **Line Count Error**

Line count monitoring is particularly interesting for encoder systems. iC-MQF counts the number of sine cycles between two adjacent zero pulses and compares it to the reference value LINECNT. In case of a deviation the line count error is set. The check is paused if the direction of rotation changes, and is restarted on the next zero pulse. During mode *System Test* signal TP1 indicates when a first line count check has finished.

LINECNT	Addr 0x24, bit 5:0; Addr 0x23, bit 7:0	
Code	Function Value	Line Count (CPR)
0x0000	0	1
		Code + 1
0x3FFF	16383	16384
Example	Code disc of 256 CPR → LINECNT = 255	

Table 54: Line Count Reference

#### **Excessive Temperature Warning**

Exceeding the temperature warning threshold  $T_w$  (corresponds to  $T_2$ , refer to Temperature Sensor, page 17) can be signaled at pin ERR or used to shut down the line drivers (via mask EMASKO). The temperature



Rev C1, Page 31/38

warning is cleared if the temperature falls below  $T_w$ - $T_{hvs}$ .

**Notice:** If the temperature shutdown threshold  $T_{off}$  =  $T_w$  +  $\Delta T$  is exceeded, the line drivers are shut down independently of EMASKO. For  $\Delta T$  refer to Elec. Char. E07.

#### **Driver Shutdown**

Driver shutdown is a precaution to protect iC-MQF. Pin ACO is set to the 5mA range, the line drivers and pin ERR are tristate during driver shutdown.

Driver shutdown due to overheating or due to a configuration error is always enabled. Configuration errors are SDA or SCL pin error, no acknowledge signal from EEP-ROM or invalid checksum. EMASKO is used program driver shutdown due to other error events.

PDMODE	Addr 0x1A, bit 6
Code	Function
0	Driver shutdown terminates with the error event
1	Permanent driver shutdown until cycling power

Table 55: Driver Activation

EMASKO	Addr 0x1A, bit 1:0; Addr 0x19, bit 7:0	
	, , , , , , , , , , , , , , , , , , , ,	
Bit	Error event	
9	Line count error (wrong count of sine periods between two zero pulses)	
8	Temporal tracking error (out-of-sync: position output differs from actual angle, e.g. after cycling power)	
7*	Loss of tracking (excessive input frequency)	
6 **	_	
5	Excessive temperature warning	
4	System error: I/O pin ERR pulled to low by an external error signal (only permitted with EPH = 0)	
3	Control error 2: range at max. limit	
2	Control error 1: range at min. limit	
1	Signal error 2: clipping	
0	Signal error 1: loss of signal (poor differential amplitude***, wrong s/c phase)	
Code	Function	
1	Enable: event causes a driver shutdown	
0	Disable: output drivers remain active	
Notes	*) Program EMASKO(7) = 0 to EEPROM.  **) Program EMASKO(6) = 0 to EEPROM.  This allows to reenable the drivers after a configuration error by toggling bit END (set zero, then one). If set 1, the driver shutdown persists and can not be resolved.  ***) Also due to excessive input signals or internal signal clipping.	

Table 56: Error Mask Driver Shutdown

#### **Error Logging**

Error information can be stored in the EEPROM. Only errors enabled by EMASKE are logged. The first error in the lifetime of the product is stored in ERR1. The last occurred error is stored in ERR2.

The EEPROM has an additional memory area in which all errors are accumulated (ERR3). Only errors enabled by EMASKE are logged and only the fact that this error has occurred is logged, with no information as to the time and count of appearance of that error given. Error logging can be used to statistically evaluate the causes of system failure, for example.

iC-MQF enters standby and the line drivers are shut down if an I<sup>2</sup>C communication error occurred during a write access to the EEPROM. (iC-MQF can be reenabled with bit END if EMASKO(6) is zero.)

#### Clearing ERR1, ERR2 and ERR3

The error information in the EEPROM can be cleared during standby: First, set END to zero, then clear the errors in the EEPROM (Dev-ID 0x50, Addr. 0x30-0x33) and in the corresponding registers of iC-MQF (Dev-ID 0x55, Addr. 0x30-0x33). Finally, iC-MQF can be enabled by setting END to one.

EMASKE	Addr 0x1C, bit 1:0; Addr 0x1B, bit 7:0	
Bit	Error event	
9	Line count error	
8*	_	
7*	_	
6*	_	
5	Excessive temperature warning	
4	System error	
3	Control error 2	
2	Control error 1	
1	Signal error 2	
0	Signal error 1	
Code	Function	
1	Enable: event is logged	
0	Disable: event is not logged	
Note	*) Mandatory programming is zero.	

Table 57: Error Mask EEPROM Savings

ERR1	Addr 0x31, bit 1:0; Addr 0x30, bit 7:0		
ERR2	Addr 0x32, bit 3:0; Addr 0x31, bit 7:2		
ERR3	Addr 0x33, bit 5:0; Addr 0x32, bit 7:4		
Bit	Error Event		
9:0	Assignation according to EMASKE		
Code	Function		
0	No event		
1	Logged error event		

Table 58: Error Protocol



Rev C1, Page 32/38

#### **REVERSE POLARITY PROTECTION**

iC-MQF is protected against a reversal of the supply voltage and has short-circuit-proof, error-tolerant line drivers. A defective device cable or one wrongly connected is tolerated by iC-MQF. All circuitry components which draw the monitored supply voltage from VDDS and GNDS are also protected.

The following pins are also reverse polarity protected: PA, NA, PB, NB, PZ, NZ, ERR, VDD, GND and ACO.

Conditions: This is based on the condition that GNDS only receives load currents from VDDS. The maximum voltage difference between GNDS and another pin should not exceed 6 V, the exception here being pin ERR (see *Test Mode* page 33).



Rev C1, Page 33/38

#### **TEST MODE**

iC-MQF switches to test mode if a voltage larger than VTMon is applied to pin ERR (precondition: EMODE(0) = 1). In response iC-MQF transmits its configuration settings as current-modulated data using I/O pin ERR either directly from the RAM (for EMODE(2) = 1) or after re-reading the EEPROM (for EMODE(2) = 0). If the voltage at pin ERR falls below VTMoff, test mode is terminated and data transmission aborted.

The clock rate for the data output is determined by ENFAST. Two clock rates can be selected: 780 ns for ENFAST = 1 or 3.125 µs for ENFAST = 0 (see Electrical Characteristics, B12, for clock frequency and tolerances).

Data is output in Manchester code via two clock pulses per bit. To this end the lowside current source switches between a Z state (OFF = 0 mA) and an L state (ON = 2 mA).

The bit information lies in the direction of the current source switch:

Zero bit: change of state  $Z \rightarrow L$  (OFF to ON) One bit: Change of state  $L \rightarrow Z$  (ON to OFF)

Transmission consists of a start bit (a one bit), 8 data bits and a pause interval in Z state (the timing is identical with an EEPROM access via the I<sup>2</sup>C interface).

Example: byte value = 1000 1010

Transmission including the start bit: 1 1000 1010 In Manchester code: LZ LZZL ZLZL LZZL LZZL

Decoding of the data stream:

EMODE	Addr 0x1C, bit 6:4	
Code 2:0	Function during test mode	Function following test mode
000	Normal operation	Normal operation
010	Normal operation	Repeated read out of EEPROM
001	Transmission of error and EEPROM OEM data (address range 0x24 to 0x7F)	Repeated read out of EEPROM
011	Transmission of EEPROM contents (0x0-0x7F)	Repeated read out of EEPROM
101	Transmission of error and RAM OEM data (ENSL = 1, address range 0x3B to 0x43)	Repeated read out of EEPROM
111	Transmission of RAM contents (0x0-0x7F) (ENSL = 1)	Repeated read out of EEPROM
100	Not allowed	
110	Not allowed	

Table 59: Test Mode




Figure 11: Example circuit for the decoding and conversion of the current-modulated signals to logic levels.



Rev C1, Page 34/38

### Quick programming in the single master system

For the purpose of signal conditioning it is possible to reprogram iC-MQF quickly. If test mode is quit and EMODE(1:0)  $\neq$  00, iC-MQF reads the configuration data in again.

In operating modes *Mode ABZ*, *System Test* and *Mode 191/193* the content of the EEPROM is read in its entirety. For other modes the address area is limited to 0x0-0x31 so that the configuration time for either calibration or IC testing is shortened.

If the setup is switched to test mode during the readin procedure, readin is aborted and only repeated once test mode has been terminated.

### Quick programming in the multimaster system

Fast programming of iC-MQF, byte for byte, is possible with a multimaster-competent programming device. To this end the integrated I<sup>2</sup>C slave mode must be enabled by ENSL; iC-MQF then reacts to the device ID 0x55.

If no EEPROM is connected, iC-MQF automatically sets the  $I^2C$  slave mode enable (after a maximum of 150 ms, see Electrical Characteristics, D11) and deactivates the digital section (ENSL = 1 and END = 0 are set). Any number of bytes can be written at any one time; the received data is accepted directly into the RAM register. After programming END = 1 must be set to restart sine-to-digital conversion in the selected mode of operation.



Rev C1, Page 35/38

### **GENERAL APPLICATION HINTS**

Refer to the datasheet of iC-MQ.

### **APPLICATION NOTES: SIGNAL CONDITIONING**

Regarding a description of the principle signal conditioning procedure refer to the datasheet of iC-MQ.

### **Signal Conditioning Example 1:**

### Photodiode array connected to current inputs, LED supply with constant current source

Step	Operating Mode	Calibration and Signal
1.		Presets VOS12= 0x3, GF1= 0x400, VDC1= 0x200, OF1= 0x0, GF2= 0x10, VDC2= 0x200, OF2= 0x0
		Example: LED current approx. 6.25 mA ACOT(1:0)= 0x2 (constant current source), ACOR(1:0)= 0x3 (range 50 mA), ACOS(4:0)= 0x04 (value 12.5)
2.		Calibration of Channel 1:
	Test 5	Parameter GR12: Adjust the diff. signal at PA vs. NA to approx. 6 Vpp amplitude
	Test 5	Parameter GF1: Adjust the diff. signal at PA vs. NA to exactly 6 Vpp amplitude
	Calibration 2	Parameter VDC1: Minimize the AC fraction of VDC1 at PZ (ripple < 10 mVpeak)
	Test 5	Parameter OR1, OF1: Minimize the DC fraction of the diff. signal PA vs. NA (< 5 mVdc)
3.	Test 5	Calibration of Channel 2:
	Test 5	Parameter GF2: Adjust the diff. signal at PB vs. NB to exactly 6 Vpp amplitude
	Calibration 2	Parameter VDC2: Minimize the AC fraction of VDC2 at NZ (ripple < 10 mVpeak)
	Test 5	Parameter OR2, OF2: Minimize the DC fraction of the diff. signal PB vs. NB (< 5 mVdc)
4.	System Test	1. Iteration, Calibration of Channel 1 vs. Channel 2: Parameter OF1: Adjust duty ratio of A <sub>4</sub> at PA to 50 % Parameter OF2: Adjust duty ratio of B <sub>4</sub> at PB to 50 % Parameter PH12: Adjust duty ratio of A <sub>8</sub> at NA to 50 % Parameter GF1: Adjust duty ratio of B <sub>8</sub> at NB to 50 %
5.	Calibration 2	Repeated Adjustment of Intermediate Voltages, VDC1 and VDC2: Parameter VDC1: Minimize the AC fraction of VDC1 at PZ Parameter VDC2: Minimize the AC fraction of VDC2 at NZ
6.	System Test	2. Iteration, Calibration of Channel 1 vs. Channel 2: Parameter OF1: Adjust duty ratio of A <sub>4</sub> at PA to 50 % Parameter OF2: Adjust duty ratio of B <sub>4</sub> at PB to 50 % Parameter PH12: Adjust duty ratio of A <sub>8</sub> at NA to 50 % Parameter GF1: Adjust duty ratio of B <sub>8</sub> at NB to 50 %

Table 60: Conditioning example 1



Rev C1, Page 36/38

### **Signal Conditioning Example 2:**

### Encoder supplying 100 mVpp to voltage inputs

Step	Operating Mode	Calibration and Signal
1.		Presets VOS12= 0x1, GF1= 0x400, OF1= 0x0, GF2= 0x10, OF2= 0x0
2.		Calibration of Channel 1:
	Test 5	Parameter GR12: Adjust the diff. signal at PA vs. NA to approx. 6 Vpp amplitude
	Test 5	Parameter GF1: Adjust the diff. signal at PA vs. NA to exactly 6 Vpp amplitude
	Test 5	Parameter OR1, OF1: Minimize the DC fraction of the diff. signal PA vs. NA (< 5 mVdc)
3.	Test 5	Calibration of Channel 2:
	Test 5	Parameter GF2: Adjust the diff. signal at PB vs. NB to exactly 6 Vpp amplitude
	Test 5	Parameter OR2, OF2: Minimize the DC fraction of the diff. signal PB vs. NB (< 5 mVdc)
4.	System Test	Calibration of Channel 1 vs. Channel 2: Parameter OF1: Adjust duty ratio of A <sub>4</sub> at PA to 50 % Parameter OF2: Adjust duty ratio of B <sub>4</sub> at PB to 50 % Parameter PH12: Adjust duty ratio of A <sub>8</sub> at NA to 50 % Parameter GF1: Adjust duty ratio of B <sub>8</sub> at NB to 50 %

Table 61: Conditioning example 2

### **APPLICATION NOTES: CIRCUIT EXAMPLES**

Refer to the datasheet of iC-MQ.

### **DESIGN REVIEW: Notes On Chip Functions**

iC-MQF	3	
No.	Function, Parameter/Code	Description and Application Notes
1	SELRES, MTD	Recommended settings for resolution and minimum transition distance:
		STEP 400: $t_{MTD} \ge 125  \text{ns}  (\text{MTD 0x4})$
		STEP 800, 1000: $t_{MTD} \ge 175  \text{ns}  (MTD  0x6)$
		STEP 2000: $t_{MTD} \ge 200  \text{ns}  (\text{MTD 0x7})$
		STEP 4000: $t_{MTD} \ge 300  \text{ns}  (\text{MTD 0x8})$
2	EMASKA, EMASKO, EMASKE	Error monitoring is not operational for: temporal tracking error, and loss of tracking;
		Mandatory programming: EMASKO(6) = 0. Allow driver reactivation by toggling bit END. EMASKO(7) = 0. Do not use driver shutdown for loss of tracking. EMASKE(6) = 0. Do not use error logging for configuration error. EMASKE(7) = 0, EMASKE(8) = 0. Do not use error logging for loss of tracking.
3	END	Recommended default programming of EEPROM: END = 1
4	ENZFF	Recommended default programming of EEPROM: ENZFF = 0.  NB: ENZFF = 1 can blank index output if the external gating window is smaller than the selected AB cycle for indexing (adjusted by CFGZPOS).

Table 62: Chip release iC-MQF\_3.



Rev C1, Page 37/38

#### **REVISION HISTORY**

Rel.	Rel. Date*	Chapter	Modification	Page
A1	2013-11-08			

Rel.	Rel. Date*	Chapter	Modification	Page
B1	2014-06-16	FEATURES, THERMAL DATA	Standard operating temperature range extended to -40 to 100°C	1, 5
		ELECTRICAL CHARACTERISTICS	Item 201: AAabs changed to typ. 0.13° Items 601, 602: conditions simplified	7
		SERIAL CONFIGURATION INTERFACE	l <sup>2</sup> C Slave Mode: text corrected, new subtitle: Intermediate error information buffer; Table 8, END: description corrected, parameter END represents Enable Device; Table 9 and 10, RAM Read/Write Access: correction of contents;	16
		SINE-TO-DIGITAL CONVERSION	Table 43, SELHYS: description improved	27
		ERROR MONITORING AND ALARM OUTPUT	Table 52, EPH: note supplemented Section Driver Shutdown: description supplemented; Table 58, EMASKO: correction of code description and notes; Section Error Protocol replaced by new section: Error Logging and Clearing ERR; Table 59, EMASKE, and Table 60 ERR: correction of contents;	31
		ORDERING INFORMATION	ET version removed (replaced by standard)	37

Rel.	Rel. Date*	Chapter	Modification	Page
C1	2015-10-14	ELECTRICAL CHARACTERISTICS	Item 514: Adaption of max. limit for condition MTD 0x02	8
		REGISTER MAP	Footnote edited for mandatory programming	14
		SERIAL CONFIGURATION INTERFACE	Tab. 8, END: Note edited	16
		OUTPUT SETTINGS AND ZERO SIGNAL	Tab. 42, CFGZPOS: Example supplemented Tab. 43, ENZFF: Note edited	28
		ERROR MONITORING AND ALARM OUTPUT	Tab. 56, EMASKO: Note edited Tab. 57, EMASKE: Note edited	31
		DESIGN REVIEW: Notes On Chip Functions	Update of contents	37

iC-Haus expressly reserves the right to change its products and/or specifications. An info letter gives details as to any amendments and additions made to the relevant current specifications on our internet website <a href="https://www.ichaus.com/infoletter">www.ichaus.com/infoletter</a>; this letter is generated automatically and shall be sent to registered users by email

Copying – even as an excerpt – is only permitted with iC-Haus' approval in writing and precise reference to source.

iC-Haus does not warrant the accuracy, completeness or timeliness of the specification and does not assume liability for any errors or omissions in these materials.

The data specified is intended solely for the purpose of product description. No representations or warranties, either express or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.

iC-Haus products are not designed for and must not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death (Safety-Critical Applications) without iC-Haus' specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems. iC-Haus products are not designed nor intended for use in military or aerospace applications or environments or in automotive applications unless specifically designated for such use by iC-Haus.

iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.

<sup>\*</sup> Release Date format: YYYY-MM-DD



Rev C1, Page 38/38

#### **ORDERING INFORMATION**

Туре	Package	Order Designation
iC-MQF Evaluation Board		iC-MQF TSSOP20 iC-MQF EVAL MQ1D

Please send your purchase orders to our order handling team:

Fax: +49 (0) 61 35 - 92 92 - 692 E-Mail: dispo@ichaus.com

For technical support, information about prices and terms of delivery please contact:

iC-Haus GmbH Tel.: +49 (0) 61 35 -92 92 -0
Am Kuemmerling 18 Fax: +49 (0) 61 35 -92 92 -192
D-55294 Bodenheim Web: http://www.ichaus.com
GERMANY E-Mail: sales@ichaus.com

Appointed local distributors: http://www.ichaus.com/sales\_partners