

Rev D1, Page 1/13

FEATURES

- Fast flash converter
- Integrated glitch filter; minimum transition distance can be set using the optional resistor
- Selectable resolution of up to 64 steps per cycle and up to 16-fold interpolation
- Integrated instrumentation amplifiers with adjustable gain
- Direct connection of sensor bridges, no external components required
- ♦ 200 kHz input frequency with the highest resolution
- Incremental A QUAD B output of up to 3.2 MHz
- Reversed A/B phase selectable
- Index signal processing with half cycle index output
- Sensor bridge calibration supportable by analog/digital test signals
- Low power consumption from single 5 V supply
- ◆ TTL- /CMOS-compatible outputs
- Inputs and outputs protected against destruction by ESD



Angle interpolation from ortho-

gonal sinusoidal input signals

Linear and rotary encoders

MR sensor systems

APPLICATIONS

۲

٠

٠

BLOCK DIAGRAM vcc VDD ┘╺┍ SIN RCLK TRANSITION DISTANCE PRESET Ð INPUT SIN PCOS Ó Þ 1 °00 NCOS TRANSITION DISTANCE CONTRO DIGITAL PROCE CONVERSION CORE INPUTCOS PZERC **iC-NVH** NZER INPUT ZERO /CC VREF STEP/CYCLE SELECT GAIN SELECT ROT SF1 SF



Rev D1, Page 2/13

DESCRIPTION

iC-NV is a monolithic A/D converter which produces two digital A/B incremental signals phase-shifted at 90° from two sinusoidal input signals, also phase-shifted at 90°.

The converter operates on the flash principle with fast single comparators. The back-end signal processing circuit includes a no-delay glitch filter which can be set so that only clearly countable incremental signals are generated. The minimum transition distance for outputs A and B can be set via an external resistor and adapted to suit the application on hand. For static input signals hysteresis prevents the switching of the outputs.

By programming the pins the interpolator can be set to nine different resolutions between 4 and 64 angle steps per cycle; multiplication values of between 1 and 16 are possible for the frequency. The phase relation between the sine/cosine input signals and the A/B incremental signals generated can be selected here.

The device also incorporates an index signal processing circuit which generates a digital zero pulse at Z (gated with A only, respectively B) dependent on the analog sine/cosine input signals and the enable input ZERO. Alternatively, the converter MSB can also be output at Z for synchronization purposes in an absolute measuring system.

The input amplifiers are configured as instrumentation amplifiers and permit sensor bridges to be directly connected without the need for external resistors. The input amplification has nine selectable settings which have been graded to suit standard sensor signals of between ca. 10mVpk and 1Vpk. If external calibration of the sensor bridge is required, eg. with regard to offset, various test functions can be activated. By this the amplified analog input signals come available at the outputs, for instance.

PACK	PACKAGES TSSOP20 to JEDEC Standard										
PIN C (top vie	PIN CONFIGURATION TSSOP20 4.4mm (top view)			PII No.	N FUNC Name	τιοι	NS Function				
PCOS NCOS SG1 SG0 VREF ROT SF1 SF0 GND Z	1 2 3 3 4 5 1 6 1 7 7 1 8 9 10 10 10	yyww	Code			20 19 18 17 16 16 11 15 14 12 11 11 11 12	NSIN PSIN NZERO GNDA VCC RCLK VDD A B	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Extreq	PCOS NCOS SG1 SG0 VREF ROT SF1 SF0 GND Z (MSB) B A VDD RCLK VCC GNDA PZERO NZERO PSIN NSIN ermal conr	S6 S5 S4 S3 S2 S1	Input Cosine + Input Cosine - Gain Select Input Gain Select Input Reference Voltage Output A/B Phase Selection Input / Test Signal Output Resolution Selection Input / Test Signal Output Resolution Selection Input / Test Signal Output Ground (digital) Index Signal Output Z (MSB Output when ROT= open) / Test Signal Output Incremental Output B / Test Signal Output Incremental Output A / Test Signal Output Incremental Output A / Test Signal Output Incremental Output A / Test Signal Output Incremental Output B / Test Signal O



Rev D1, Page 3/13

ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Parameter	Conditions	Fig.			Unit
					Min.	Max.	
G001	VCC	Supply Voltage analog			-0.3	6	V
G002	VDD	Supply Voltage digital			-0.3	6	V
G003	Vpin()	Voltage at NSIN, PSIN, NCOS, PCOS, NZERO, PZERO, SG1, SG0, RCLK SF1, SF0, ROT, A, B, Z	V() < VCC + 0.3 V V() < VDD + 0.3 V		-0.3	6	V
G004	Imx(VCC)	Current in VCC			-50	50	mA
G005	lmx(GNDA)	Current in GNDA			-50	50	mA
G006	lmx(VDD)	Current in VDD			-50	50	mA
G007	lmx(GND)	Current in GND			-50	50	mA
G008	lmx()	Current in NSIN, PSIN, NCOS, PCOS, NZERO, PZERO, SG1, SG0, VREF, RCLK, SF1, SF0, ROT, A, B, Z			-10	10	mA
G009	llu()	Pulse Current in all pins (Latch-up strength)	Ta = 25 °C, pulse duration 10 ms, VCC = VCCmax, VDD = VDDmax, Vlu() = (-0.5+1.5) x Vpin()max		-100	100	mA
EG1	Vd()	ESD Susceptibility at all pins	HBM, 100 pF discharged through 1.5 k Ω			2	kV
TG1	Tj	Operating Junction Temperature			-40	150	°C
TG2	Ts	Storage Temperature Range			-40	150	°C

Values beyond which damage may occur; device operation is not guaranteed.

THERMAL DATA

Operating Conditions: VCC= VDD= 5V ±10%

ltem	Symbol	Parameter	Conditions	Fig.			Unit	
					Min.	Тур.	Max.	
T1	Та	Operating Ambient Temperature Range			-25		85	°C
		(extended range of -40 to +125 °C on request)						

All currents into the device pins are positive; all currents out of the device pins are negative.



Rev D1, Page 4/13

ELECTRICAL CHARACTERISTICS

Opera	ting Condi	tions: VCC= VDD= 5V ±10%, Tj= -	40125°C, unless otherwise noted						
ltem	Symbol	Parameter	Conditions	Тj	Fig.				Unit
				°C		Min.	Тур.	Max.	
Total	Device								
1	VCC, VDD	Permissible Supply Voltage				4.5		5.5	V
2	I(VCC)	Supply Current in VCC	fin()= 200kHz; A, B, Z open					15	mA
3	I(VDD)	Supply Current in VDD	fin()= 200kHz; A, B, Z open					5	mA
4	Von	Power-On Reset Threshold				2		3.8	V
5	Voff	Power-Down Reset Threshold				1		2.2	V
6	Vhys	Power-On Reset Hysteresis				0.4		1.8	V
7	Vc()hi	Clamp Voltage hi at NSIN, PSIN, NCOS, PCOS, NZERO, PZERO, SG1, SG0, ROT, SF1, SF0, VREF, RCLK	Vc()hi= V() -VCC; I()= 1mA, other pins open			0.3		1.6	V
8	Vc()lo	Clamp Voltage lo at NSIN, PSIN, NCOS, PCOS, NZERO, PZERO, SG1, SG0, ROT, SF1, SF0, VREF, RCLK, A, B, Z	I()= -1mA, other pins open			-1.5		-0.3	V
9	Vc()hi	Clamp Voltage hi atVc()hi= V()-VDD;A, B, ZI()= 1mA, other pins open				0.3		1.6	V
Input	Amplifiers	S NSIN, PSIN, NCOS, PCOS							
101	Vos()	Input Offset Voltage	Vin() see table gain select GAIN= 1066 GAIN= 37.1			-7 -10		7 10	mV mV
102	lin()	Input Current	V()= 0V VCC	1		-50		50	nA
103	G()	Gain	GAIN following table gain select	1		95		101	%
104	Grel	Gain Ration SIN/COS	GAIN following table gain select	1		98		102	%
105	fhc	Cut-off Frequency	GAIN= 66.667 GAIN= 3.03			500 2.3			kHz MHz
106	SR	Slew Rate	GAIN= 66.667 GAIN= 3.03			10 15			V/µs V/µs
Signa	I Processi	ing: Converter Accuracy							
201	AAabs	Absolute Angle Accuracy	referred to 360° input signal, GAIN= 3.03; VPin= 22.6 Vpp, VNin= 2.5 Vdc VPin= 11.3 Vpp, VNin= 2.5 Vdc			-1 -2		1 2	DEG DEG
202	AArel	Relative Angle Accuracy	referred to period of A, B GAIN= 3.03		7	-10		10	%
VREF									
401	V(VREF)	Reference Voltage at VREF	I(VREF)= -1mA+1mA			48		52	%VCC
Signa	I Processi	ing: Transition Distance Control							
501	RCLK	Permissible Resistor at RCLK vs. GNDA	DIV= 1 (IPF= 10, 12, 16) DIV= 2 (IPF= 5, 8) DIV= 4 (IPF= 3, 4) DIV= 8 (IPF=2) DIV= 16 (IPF= 1)			47 23 12 6 3		500 500 500 500 500	kΩ kΩ kΩ kΩ kΩ
502	DT()	Minimum Transition Distance	R(RCLK, GNDA)= 47KΩ 1%; DIV= 1 DIV= 16		4 2	45 490		78 1000	ns ns
503	DT()	Minimum Transition Distance	V(RCLK)= VCC; DIV= 1 DIV= 16			30 420		78 1000	ns ns

EV . 400/



Rev D1, Page 5/13

ELECTRICAL CHARACTERISTICS

ltem	Symbol	Parameter	Conditions	Tj	Fig.		_		Unit
				°C		Min.	Тур.	Max.	
Zero	Comparato	or							
701	Vos()	Input Offset Voltage	V()= Vcm()			-20		20	mV
702	lin()	Input Current	V()= 0V VCC			-50		50	nA
703	Vcm()	Common-Mode Input Volt. Range				1.4		VCC-1.5	V
704	Vdm()	Differential Input Voltage Range				0		VCC	V
Signa	I Processi	ng: Inputs SG1, SG0, ROT, SF1, S	SF0						
801	Vt()hi	Input Threshold Voltage hi				60		78	%VCC
802	Vt()lo	Input Threshold Voltage lo				25		40	%VCC
803	V0()	Mid Level Voltage				43		57	%VCC
804	Ri()	Input Resistance				45	150	220	kΩ
Signa	I Processi	ng: Outputs A, B, Z							
D01	Vs()hi	Saturation Voltage hi	Vs()hi= VDD-V(); I()= -4mA					0.4	V
D02	Vs()lo	Saturation Voltage lo	I()= 4mA					0.4	V
D05	tr()	Rise Time	CL()= 50pF					60	ns
D06	tf()	Fall Time	CL()= 50pF					60	ns

ELECTRICAL CHARACTERISTICS: Diagrams







RCLK= $5k\Omega$ 10k Ω 15k Ω 20k Ω 30k Ω 40k Ω 50k Ω 100k Ω Fig. 2: Similar to Figure 1; the minimum transition distance can be reduced by smaller resistors RCLK.



Fig. 3: Adjusting the minimum transition distance via resistor RCLK.



Fig. 5: Temperature drift of the minimum transition distance versus 27°C (VDD= 5V).



Fig. 7: Definition of the relative angle accuracy.



Rev D1, Page 6/13



Fig. 4: Similar to Figure 3; minimum transition distance for smaller RCLK resistor values.



Fig. 6: Temperature drift of the reduced minimum transition distance versus 27°C (VDD= 5V).



DESCRIPTION OF FUNCTIONS

Input Amplifiers

Input stages SIN and COS are configured as instrumentation amplifiers. The gain is dependent on the amplitude of the input signal and set via pins SG0 and SG1 according to the following table. So that the DC level to be adjusted half of the supply voltage is available at VREF.

GAINS	GAIN SELECT							
			Amplit	ude	Average v	value (DC)		
SG1	SG0	Gain	differential	single ended	differential	single ended		
hi	hi	66.667	up to 60mVpp	up to 120mVpp	0.7V VCC-1.2V	0.7V VCC-1.2V		
hi	open	50.000	up to 80mVpp	up to 160mVpp	0.7V VCC-1.2V	0.7V VCC-1.2V		
hi	lo	33.333	up to 120mVpp	up to 240mVpp	1.2V VCC-1.2V	1.2V VCC-1.3V		
open	hi	20.000	up to 0.2Vpp	up to 0.4Vpp	1.2V VCC-1.2V	1.2V VCC-1.3V		
open	open	14.300	up to 0.28Vpp	up to 0.56Vpp	0.7V VCC-1.3V	0.8V VCC-1.4V		
open	lo	10.000	up to 0.4Vpp	up to 0.8Vpp	1.2V VCC-1.3V	1.3V VCC-1.5V		
lo	hi	7.125	up to 0.56Vpp	up to 1.1Vpp	1.2V VCC-1.4V	1.4V VCC-1.7V		
lo	open	4.000	up to 1Vpp	up to 2Vpp	1.2V VCC-1.6V	1.6V VCC-2.1V		
lo	lo	3.030	up to 1.3Vpp	up to 2.6Vpp	1.2V VCC-1.7V	1.8V VCC-2.4V		

Converter Core, Transition Distance Control

For each of the 64 comparator levels the sine/cosine input signals are calculated according to the theorem of addition and are fed into single comparators. This procedure guarantees a very high converter frequency yet also means that consecutive comparators can switch in a very short space of time in the event of input signal disturbances.

The comparator outputs are thus fed into a transition distance control unit. This monitors the temporal sequence of the switching operations in such a way that each event is delayed by the length of the settable minimum gap to the previous event. If no errors arise the transitions pass the control unit without a time delay. Synchronization with a fixed clock pulse does not occur.

The minimum transition distance is set via an external resistor positioned between RCLK and GNDA. Alternatively, pin RCLK can be shorted to VCC. Depending on the resolution maximum input frequencies of at least 200kHz are then guaranteed (see table of resolution).

Digital Processing Unit

The transition distance control unit is followed by the digital processing unit. This is where the transition events are converted into a pulse sequence for the incremental outputs A and B. The square-wave signals generated have a phase shift of +90° or -90°, depending on the direction of rotation. The phase relation between the sine/cosine input signals and the A/B output signals can be set using programming pin ROT.

Alternatively, the MSB of the converter can be output to Z when ROT is high. With the zero signal this changes to high and has the pulse length of half a cycle. This signal can be used to synchronize the high-order tracks of an absolute-value encoder device.



Rev D1, Page 8/13

A/B OUTPUT PHASE SELECTION						
ROT	Input signals	Output signals A, B; Z				
lo	positive; COS leading SIN	B leading A; Z				
lo	negative; SIN leading COS	A leading B; Z				
open	positive; COS leading SIN	B leading A; MSB				
open	negative; SIN leading COS	A leading B; MSB				
hi	positive; COS leading SIN	A leading B; Z				
hi	negative; SIN leading COS	B leading A; Z				

Resolution, frequency ranges

Nine different resolutions or interpolation factors (IPF) can be programmed via inputs SF0 and SF1. Resolutions 16, 12 and 10 are generated at the core of the converter itself. Resolutions of less than 10 are produced by division DIV in the digital processing unit. The minimum transition distance at outputs A and B corresponds to that of the transition distance control multiplied by the divisor of the digital processing unit.

The minimum output transition distance (maximum output frequency) should be adjusted to tarry with the overall system (bandwidth of the transfer medium, sampling rate of the counter). The maximum input frequency is determined by the transition distance control and the resolution of the converter core (16, 12 or 10). This frequency can be increased for resolutions of less than 10 with an external resistor at RCLK. The following table gives possible settings.

RESO	RESOLUTION							
SF1	SF0	IPF	DIV internal division	fin _{MAX}	fin _{max} for RCLK= VCC or RCLK= 47 kΩ			
hi	hi	16	1	200 kHz, RCLK= 47 kΩ	200 kHz			
hi	open	12	1	260 kHz, RCLK= 47 kΩ	260 kHz			
hi	lo	10	1	320 kHz, RCLK= 47 kΩ	320 kHz			
open	hi	8	2	400 kHz, RCLK= 23 kΩ	200 kHz			
open	open	5	2	640 kHz, RCLK= 23 kΩ	320 kHz			
open	lo	4	4	800 kHz, RCLK= 12 kΩ	200 kHz			
lo	hi	3	4	1.04 MHz, RCLK= 12 kΩ	260 kHz			
lo	open	2	8	1.6 MHz, RCLK= 6 kΩ	200 kHz			
lo	lo	1	16	(3.2 MHz), RCLK= 3 kΩ	200 kHz			



Rev D1, Page 9/13

Hysteresis

iC-NV has an angular hysteresis which is independent of the input amplitude and phase. It prevents the outputs from switching when the inputs are static. The following diagram shows the effect this has with an interpolation factor of 8.



Fig. 8: Effect of angle hysteresis

When the direction of rotation is reversed the integrated hysteresis circuit prompts the change in direction to be signaled at the outputs; the hysteresis causes a delay here. According to the resolution the hysteresis is set to one of the following fixed values.

ANGLE HYSTERESIS									
Interpolation factor	1	2	3	4	5	8	10	12	16
Hysteresis DEG	5.625°	5.625°	7.5°	5.625°	9°	5.625°	9°	7.5°	5.625°
referred to A/B period	1/64	1/32	1/16	1/16	1/8	1/8	1/4	1/4	1/4

Zero pulse

One zero pulse (index) is generated per cycle from the sine/cosine inputs. To be output to Z it must be enabled by the comparator at differential inputs PZERO and NZERO. The width of the zero pulse is **half** the length of the A and/or B signal output cycle. When **Z is high**, simultaneously **A is high**. The position of the zero pulse dependent on the interpolation factor and the direction of rotation is given in the following table.

INDEX	INDEX WIDTH and POSITION							
IPF	Z Width	Z Position with positive direction of rotation	Z Position with negative direction of rotation					
16	11.25°	45° 56.25°	33.75° 45°					
12	15°	45° 60°	30° 45°					
10	18°	45° 63°	27° 45°					
8	22.5°	39.375° 61.875°	22.5° 45°					
5	36°	36° 72°	9° 45°					
4	45°	33.75° 78.75°	5.625° 50.625° (?)					
3	60°	30° 90°	-7.5° 52.5° (?)					
2	90°	22.5 112.5°	-28.125° 61.875° (?)					
1	180°	0° 180°	354.375° 174.625°					



Rev D1, Page 10/13

Oscilloscope diagrams

The following diagrams give the input and output signals for various directions of rotation and ROT settings for interpolation factors 1 and 16.





Rev D1, Page 11/13

Test functions

Device iC-NV features internal test functions which can be used to ease sensor bridge calibration procedures if such are required. To enable test operation, a threshold current of approx. 1mA present at pin RCLK must be exceeded during power up. Subsequently, four different test modes are selectable starting with mode 3 set initially.



Fig. 13: Activating test functions via pin RCLK.



Rev D1, Page 12/13

Description of test signals

MODE 3

ZK un-gated index/zero comparator output

EXKA all comparators EXOR-gated

SIN, NSIN, COS, NCOS

amplifier outputs (signal valid with no load only)

MODE 0

- **KA(0)** Comparator 0°-180° Duty cycle indicates offset of sine signal.
- **KA(16)** Comparator 90°-270°
- Duty cycle indicates offset of cosine signal.

KA(8) EXOR KA(24) Comparator 45°-225° Duty cycle indicates amplitude ratio of sine/cosine signal. Offset calibration must be performed first.

MODE 1

CLK, UP, DN

Control signals for external counters.

MODE 2

NENOS, CLK, DALL

Test signals for iC-Haus device test.

Test Mode	S1 (A)	S2 (B)	S3 (Z)	S4 (SF0)	S5 (SF1)	S6 (ROT)
3	ZK hi Io	EXKA	SIN		cos	NCOS
0	KA(0)	KA(16)	ка(x)			
1	CLK	UP hi lo	DN lo hi			
2	NENOS	CLK	DALL			

APPLICATIONS INFORMATION

Please refer to the applications information given with the iC-NV data sheet.

This specification is for a newly developed product. iC-Haus therefore reserves the right to change or update, without notice, any information contained herein, design and specification; and to discontinue or limit production or distribution of any product versions. Please contact iC-Haus to ascertain the current data. Copying – even as an excerpt – is only permitted with iC-Haus approval in writing and precise reference to source.

IC-Haus does not warrant the accuracy, completeness or timeliness of the specification on this site and does not assume liability for any errors or omissions in the materials. The data specified is intended solely for the purpose of product description. No representations or warranties, either express or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.

iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.

As a general rule our developments, IPs, principle circuitry and range of Integrated Circuits are suitable and specifically designed for appropriate use in technical applications, such as in devices, systems and any kind of technical equipment, in so far as they do not infringe existing patent rights. In principle the range of use is limitless in a technical sense and refers to the products listed in the inventory of goods compiled for the 2008 and following export trade statistics issued by the Bureau of Statistics in Wiesbaden, for example, or to any product in the product catalogue published for the 2007 and following exhibitions in Hanover (Hannover-Messe).

We understand suitable application of our published designs to be state-of-the-art technology which can no longer be classed as inventive under the stipulations of patent law. Our explicit application notes are to be treated only as mere examples of the many possible and extremely advantageous uses our products can be put to.



Rev D1, Page 13/13

ORDERING INFORMATION

Туре	Package	Order designation
iC-NVH	TSSOP20 4.4mm	iC-NVH TSSOP20

For technical support, information about prices and terms of delivery please contact:

iC-Haus GmbH
Am Kuemmerling 18
D-55294 Bodenheim
GERMANY

 Tel
 +49-6135-9292-0

 Fax
 +49-6135-9292-192

 http://www.ichaus.com

 E-mail
 sales@ichaus.com

Appointed local distributors: <u>http://www.ichaus.de/support_distributors.php</u>