Rev D1, Page 1/13

## FEATURES

- Fast flash converter
- Integrated glitch filter; minimum transition distance can be set using the optional resistor
- Selectable resolution of up to 64 steps per cycle and up to 16-fold interpolation
- Integrated instrumentation amplifiers with adjustable gain
- Direct connection of sensor bridges, no external components required
- 200 kHz input frequency with the highest resolution
- Incremental A QUAD B output of up to 3.2 MHz
- Reversed A/B phase selectable
- Index signal processing with half cycle index output
- Sensor bridge calibration supportable by analog/digital test signals
- Low power consumption from single 5 V supply
- TTL-/CMOS-compatible outputs
- Inputs and outputs protected against destruction by ESD


## APPLICATIONS

- Angle interpolation from orthogonal sinusoidal input signals
- Linear and rotary encoders
- MR sensor systems


## PACKAGES

## BLOCK DIAGRAM



## DESCRIPTION

iC-NV is a monolithic A/D converter which produces two digital $A / B$ incremental signals phase-shifted at $90^{\circ}$ from two sinusoidal input signals, also phase-shifted at $90^{\circ}$.

The converter operates on the flash principle with fast single comparators. The back-end signal processing circuit includes a no-delay glitch filter which can be set so that only clearly countable incremental signals are generated. The minimum transition distance for outputs $A$ and $B$ can be set via an external resistor and adapted to suit the application on hand. For static input signals hysteresis prevents the switching of the outputs.

By programming the pins the interpolator can be set to nine different resolutions between 4 and 64 angle steps per cycle; multiplication values of between 1 and 16 are possible for the frequency. The phase relation between the sine/cosine input signals and the A/B incremental signals generated can be selected here.

The device also incorporates an index signal processing circuit which generates a digital zero pulse at $Z$ (gated with A only, respectively B) dependent on the analog sine/cosine input signals and the enable input ZERO. Alternatively, the converter MSB can also be output at $Z$ for synchronization purposes in an absolute measuring system.

The input amplifiers are configured as instrumentation amplifiers and permit sensor bridges to be directly connected without the need for external resistors. The input amplification has nine selectable settings which have been graded to suit standard sensor signals of between ca. 10 mVpk and 1 Vpk . If external calibration of the sensor bridge is required, eg. with regard to offset, various test functions can be activated. By this the amplified analog input signals come available at the outputs, for instance.

PACKAGES TSSOP20 to JEDEC Standard

PIN CONFIGURATION TSSOP20 4.4mm (top view)


## PIN FUNCTIONS

| No. | Name |  | Function |
| :---: | :---: | :---: | :---: |
| 1 | PCOS |  | Input Cosine + |
| 2 | NCOS |  | Input Cosine - |
| 3 | SG1 |  | Gain Select Input |
| 4 | SG0 |  | Gain Select Input |
| 5 | VREF |  | Reference Voltage Output |
| 6 | ROT | S6 | A/B Phase Selection Input / Test Signal Output |
| 7 | SF1 | S5 | Resolution Selection Input / Test Signal Output |
| 8 | SF0 | S4 | Resolution Selection Input / Test Signal Output |
| 9 | GND |  | Ground (digital) |
| 10 | Z (MSB) | S3 | Index Signal Output Z (MSB Output when ROT= open) / Test Signal Output |
| 11 | B | S2 | Incremental Output B / Test Signal Output |
| 12 | A | S1 | Incremental Output A / Test Signal Output |
| 13 | VDD |  | +5 V Supply Voltage (digital) |
| 14 | RCLK |  | Min. Transition Distance Preset Input (use is optional; can be wired to VCC) |
| 15 | VCC |  | +5 V Supply Voltage (analog) |
| 16 | GNDA |  | Ground (analog) |
| 17 | PZERO |  | Index Signal Enable Input + |
| 18 | NZERO |  | Index Signal Enable Input - |
| 19 | PSIN |  | Input Sine + |
| 20 | NSIN |  | Input Sine - |

Rev D1, Page 3/13

## ABSOLUTE MAXIMUM RATINGS

Values beyond which damage may occur; device operation is not guaranteed.

| Item | Symbol | Parameter | Conditions | Fig. | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G001 | VCC | Supply Voltage analog |  |  | -0.3 | 6 | V |
| G002 | VDD | Supply Voltage digital |  |  | -0.3 | 6 | V |
| G003 | Vpin() | Voltage at NSIN, PSIN, NCOS, PCOS, NZERO, PZERO, SG1, SG0, RCLK SF1, SF0, ROT, A, B, Z | $\begin{aligned} & \mathrm{V}()<\mathrm{VCC}+0.3 \mathrm{~V} \\ & \mathrm{~V}()<\mathrm{VDD}+0.3 \mathrm{~V} \end{aligned}$ |  | -0.3 | 6 | V |
| G004 | $\operatorname{Imx}(\mathrm{VCC})$ | Current in VCC |  |  | -50 | 50 | mA |
| G005 | $\operatorname{Imx}(\mathrm{GNDA})$ | Current in GNDA |  |  | -50 | 50 | mA |
| G006 | $\operatorname{Imx}(\mathrm{VDD})$ | Current in VDD |  |  | -50 | 50 | mA |
| G007 | Imx(GND) | Current in GND |  |  | -50 | 50 | mA |
| G008 | $\operatorname{Imx}()$ | Current in NSIN, PSIN, NCOS, PCOS, NZERO, PZERO, SG1, SG0, VREF, RCLK, SF1, SF0, ROT, A, B, Z |  |  | -10 | 10 | mA |
| G009 | Ilu() | Pulse Current in all pins (Latch-up strength) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$, pulse duration 10 ms , VCC = VCCmax, VDD = VDDmax, Vlu()$=(-0.5 \ldots+1.5) \times \mathrm{Vpin}() \max$ |  | -100 | 100 | mA |
| EG1 | Vd() | ESD Susceptibility at all pins | HBM, 100 pF discharged through $1.5 \mathrm{k} \Omega$ |  |  | 2 | kV |
| TG1 | Tj | Operating Junction Temperature |  |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| TG2 | Ts | Storage Temperature Range |  |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

Operating Conditions: VCC= VDD $=5 \mathrm{~V} \pm 10 \%$

| Item | Symbol | Parameter | Conditions | Fig. |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| T1 | Ta | Operating Ambient Temperature Range <br> (extended range of -40 to $+125^{\circ} \mathrm{C}$ on request) |  |  | -25 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

Operating Conditions: VCC $=\mathrm{VDD}=5 \mathrm{~V} \pm 10 \%, \mathrm{Tj}=-40 . .125^{\circ} \mathrm{C}$, unless otherwise noted

| Item | Symbol | Parameter | Conditions | $\begin{array}{\|c\|} \hline \mathrm{Tj} \\ { }^{\circ} \mathrm{C} \\ \hline \end{array}$ | Fig. | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
| Total Device |  |  |  |  |  |  |  |  |  |
| 1 | VCC, VDD | Permissible Supply Voltage |  |  |  | 4.5 |  | 5.5 | V |
| 2 | I(VCC) | Supply Current in VCC | fin() $=200 \mathrm{kHz}$; A, B, Z open |  |  |  |  | 15 | mA |
| 3 | I(VDD) | Supply Current in VDD | fin() $=200 \mathrm{kHz}$; A, B, Z open |  |  |  |  | 5 | mA |
| 4 | Von | Power-On Reset Threshold |  |  |  | 2 |  | 3.8 | V |
| 5 | Voff | Power-Down Reset Threshold |  |  |  | 1 |  | 2.2 | V |
| 6 | Vhys | Power-On Reset Hysteresis |  |  |  | 0.4 |  | 1.8 | V |
| 7 | Vc() hi | Clamp Voltage hi at NSIN, PSIN, NCOS, PCOS, NZERO, PZERO, SG1, SG0, ROT, SF1, SF0, VREF, RCLK | $\begin{aligned} & \mathrm{Vc}() \mathrm{hi=} \mathrm{~V}()-\mathrm{VCC} ; \\ & \mathrm{r}()=1 \mathrm{~mA}, \text { other pins open } \end{aligned}$ |  |  | 0.3 |  | 1.6 | V |
| 8 | Vc () lo | Clamp Voltage lo at NSIN, PSIN, NCOS, PCOS, NZERO, PZERO, SG1, SG0, ROT, SF1, SF0, VREF, RCLK, A, B, Z | 1()$=-1 \mathrm{~mA}$, other pins open |  |  | -1.5 |  | -0.3 | V |
| 9 | Vc()hi | Clamp Voltage hi at A, B, Z | Vc() $\mathrm{hi}=\mathrm{V}()-\mathrm{VDD}$; <br> I()$=1 \mathrm{~mA}$, other pins open |  |  | 0.3 |  | 1.6 | V |
| Input Amplifiers NSIN, PSIN, NCOS, PCOS |  |  |  |  |  |  |  |  |  |
| 101 | Vos() | Input Offset Voltage | Vin() see table gain select <br> GAIN $=10 . .66$ <br> GAIN=3..7.1 |  |  | $\begin{gathered} -7 \\ -10 \\ \hline \end{gathered}$ |  | $\begin{gathered} 7 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| 102 | $\operatorname{lin}()$ | Input Current | V()$=0 \mathrm{~V}$.. VCC |  |  | -50 |  | 50 | nA |
| 103 | G() | Gain | GAIN following table gain select |  |  | 95 |  | 101 | \% |
| 104 | Grel | Gain Ration SIN/COS | GAIN following table gain select |  |  | 98 |  | 102 | \% |
| 105 | fhc | Cut-off Frequency | $\begin{aligned} & \text { GAIN }=66.667 \\ & \text { GAIN }=3.03 \end{aligned}$ |  |  | $\begin{array}{r} 500 \\ 2.3 \\ \hline \end{array}$ |  |  | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{MHz} \end{aligned}$ |
| 106 | SR | Slew Rate | $\begin{aligned} & \text { GAIN }=66.667 \\ & \text { GAIN }=3.03 \end{aligned}$ |  |  | $\begin{aligned} & 10 \\ & 15 \\ & \hline \end{aligned}$ |  |  | V/us V/ $\mu \mathrm{s}$ |
| Signal Processing: Converter Accuracy |  |  |  |  |  |  |  |  |  |
| 201 | AAabs | Absolute Angle Accuracy | referred to $360^{\circ}$ input signal, <br> GAIN=3.03; <br> $\mathrm{VPin}=2 \ldots 2.6 \mathrm{Vpp}, \mathrm{VNin}=2.5 \mathrm{Vdc}$ <br> VPin= $1 . . .1 .3 \mathrm{Vpp}, \mathrm{VNin}=2.5 \mathrm{Vdc}$ |  |  | $\begin{aligned} & -1 \\ & -2 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 1 \\ 2 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{DEG} \\ & \mathrm{DEG} \\ & \hline \end{aligned}$ |
| 202 | AArel | Relative Angle Accuracy | $\begin{aligned} & \text { referred to period of } \mathrm{A}, \mathrm{~B} \\ & \text { GAIN }=3.03 \end{aligned}$ |  | 7 | -10 |  | 10 | \% |
| VREF |  |  |  |  |  |  |  |  |  |
| 401 | V(VREF) | Reference Voltage at VREF | 1 (VREF) $=-1 \mathrm{~mA} . .+1 \mathrm{~mA}$ |  |  | 48 |  | 52 | \%VCC |
| Signal Processing: Transition Distance Control |  |  |  |  |  |  |  |  |  |
| 501 | RCLK | Permissible Resistor at RCLK vs. GNDA | $\begin{aligned} & \text { DIV= } 1(\mathrm{IPF}=10,12,16) \\ & \mathrm{DIV}=2(\mathrm{IPF}=5,8) \\ & \mathrm{DIV}=4(\mathrm{IPF}=3,4) \\ & \mathrm{DIV}=8(\mathrm{PF}=2) \\ & \mathrm{DIV}=16(\mathrm{IPF}=1) \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 47 \\ 23 \\ 12 \\ 6 \\ 3 \\ \hline \end{gathered}$ |  | $\begin{aligned} & 500 \\ & 500 \\ & 500 \\ & 500 \\ & 500 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \hline \end{aligned}$ |
| 502 | DT() | Minimum Transition Distance | $\begin{aligned} & \text { R(RCLK, GNDA) }=47 \mathrm{~K} \Omega 1 \% ; \\ & \text { DIV }=1 \\ & \text { DIV }=16 \end{aligned}$ |  | $\begin{aligned} & 4 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{array}{r} 45 \\ 490 \\ \hline \end{array}$ |  | $\begin{gathered} 78 \\ 1000 \\ \hline \end{gathered}$ | $\begin{array}{r} \mathrm{ns} \\ \mathrm{~ns} \\ \hline \end{array}$ |
| 503 | DT() | Minimum Transition Distance | $\begin{aligned} & \text { V(RCLK)= VCC; } \\ & \text { DIV }=1 \\ & \text { DIV }=16 \end{aligned}$ |  |  | $\begin{array}{r} 30 \\ 420 \\ \hline \end{array}$ |  | $\begin{gathered} 78 \\ 1000 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

Rev D1, Page $5 / 13$

## ELECTRICAL CHARACTERISTICS

Operating Conditions: VCC= VDD $=5 \mathrm{~V} \pm 10 \%, \mathrm{~T} j=-40 . .125^{\circ} \mathrm{C}$, unless otherwise noted

| Item | Symbol | Parameter | Conditions | ${ }^{\mathrm{Tj}}{ }^{\circ} \mathrm{C}$ | Fig. | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Zero Comparator |  |  |  |  |  |  |  |  |  |
| 701 | Vos() | Input Offset Voltage | $V()=V \mathrm{~cm}()$ |  |  | -20 |  | 20 | mV |
| 702 | $\operatorname{lin}()$ | Input Current | V()$=0 \mathrm{~V} . . \mathrm{VCC}$ |  |  | -50 |  | 50 | nA |
| 703 | Vcm() | Common-Mode Input Volt. Range |  |  |  | 1.4 |  | VCC-1.5 | V |
| 704 | Vdm() | Differential Input Voltage Range |  |  |  | 0 |  | VCC | V |
| Signal Processing: Inputs SG1, SG0, ROT, SF1, SF0 |  |  |  |  |  |  |  |  |  |
| 801 | Vt()hi | Input Threshold Voltage hi |  |  |  | 60 |  | 78 | \%VCC |
| 802 | Vt () lo | Input Threshold Voltage lo |  |  |  | 25 |  | 40 | \%VCC |
| 803 | V0() | Mid Level Voltage |  |  |  | 43 |  | 57 | \%VCC |
| 804 | Ri() | Input Resistance |  |  |  | 45 | 150 | 220 | k $\Omega$ |
| Signal Processing: Outputs A, B, Z |  |  |  |  |  |  |  |  |  |
| D01 | Vs() hi | Saturation Voltage hi | Vs() $\mathrm{hi}=\mathrm{VDD}-\mathrm{V}() ; \mathrm{l}()=-4 \mathrm{~mA}$ |  |  |  |  | 0.4 | V |
| D02 | Vs ()lo | Saturation Voltage lo | l()$=4 \mathrm{~mA}$ |  |  |  |  | 0.4 | V |
| D05 | $\operatorname{tr}()$ | Rise Time | $C L()=50 \mathrm{pF}$ |  |  |  |  | 60 | ns |
| D06 | tf() | Fall Time | $C L()=50 \mathrm{pF}$ |  |  |  |  | 60 | ns |

## ELECTRICAL CHARACTERISTICS: Diagrams



Fig. 1: Adjusting the minimum transition distance via resistor RCLK (given typical at $5 \mathrm{~V}, 27^{\circ} \mathrm{C}$; for IPF $=1$ within $5 \mathrm{~V} \pm 10 \%$ and $-40 . .+125^{\circ} \mathrm{C}$ ranges).


Fig. 2: Similar to Figure 1; the minimum transition distance can be reduced by smaller resistors RCLK.

Rev D1, Page 6/13


Fig. 3: Adjusting the minimum transition distance via resistor RCLK.


Fig. 5: Temperature drift of the minimum transition distance versus $27^{\circ} \mathrm{C}$ (VDD=5V).

Fig. 7: Definition of the relative angle accuracy.



Fig. 4: Similar to Figure 3; minimum transition distance for smaller RCLK resistor values.


Fig. 6: Temperature drift of the reduced minimum transition distance versus $27^{\circ} \mathrm{C}(\mathrm{VDD}=5 \mathrm{~V})$.

## DESCRIPTION OF FUNCTIONS

## Input Amplifiers

Input stages SIN and COS are configured as instrumentation amplifiers. The gain is dependent on the amplitude of the input signal and set via pins SG0 and SG1 according to the following table. So that the DC level to be adjusted half of the supply voltage is available at VREF.

| GAIN SELECT |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SG1 | SG0 | Gain | Sine/Cosine Input Signal Levels Vin() |  |  |  |
|  |  |  | Amplitude |  | Average value (DC) |  |
|  |  |  | differential | single ended | differential | single ended |
| hi | hi | 66.667 | up to 60 mV pp | up to 120 mV pp | 0.7V .. VCC-1.2V | 0.7 V .. VCC-1.2V |
| hi | open | 50.000 | up to 80 mVpp | up to 160 mV pp | 0.7V .. VCC-1.2V | 0.7 V .. VCC-1.2V |
| hi | lo | 33.333 | up to 120 mV pp | up to 240 mV pp | 1.2V .. VCC-1.2V | 1.2V .. VCC-1.3V |
| open | hi | 20.000 | up to 0.2 Vpp | up to 0.4 Vpp | 1.2V .. VCC-1.2V | 1.2 V .. VCC-1.3V |
| open | open | 14.300 | up to 0.28 Vpp | up to 0.56 Vpp | 0.7V .. VCC-1.3V | 0.8 V .. VCC-1.4V |
| open | lo | 10.000 | up to 0.4 Vpp | up to 0.8 Vpp | 1.2V .. VCC-1.3V | 1.3 V .. VCC-1.5V |
| lo | hi | 7.125 | up to 0.56 Vpp | up to 1.1 Vpp | 1.2V .. VCC-1.4V | 1.4 V .. VCC-1.7V |
| lo | open | 4.000 | up to 1Vpp | up to 2Vpp | 1.2V .. VCC-1.6V | 1.6 V .. VCC-2.1V |
| Io | lo | 3.030 | up to 1.3 Vpp | up to 2.6Vpp | 1.2V .. VCC-1.7V | 1.8V .. VCC-2.4V |

## Converter Core, Transition Distance Control

For each of the 64 comparator levels the sine/cosine input signals are calculated according to the theorem of addition and are fed into single comparators. This procedure guarantees a very high converter frequency yet also means that consecutive comparators can switch in a very short space of time in the event of input signal disturbances.

The comparator outputs are thus fed into a transition distance control unit. This monitors the temporal sequence of the switching operations in such a way that each event is delayed by the length of the settable minimum gap to the previous event. If no errors arise the transitions pass the control unit without a time delay. Synchronization with a fixed clock pulse does not occur.

The minimum transition distance is set via an external resistor positioned between RCLK and GNDA. Alternatively, pin RCLK can be shorted to VCC. Depending on the resolution maximum input frequencies of at least 200 kHz are then guaranteed (see table of resolution).

## Digital Processing Unit

The transition distance control unit is followed by the digital processing unit. This is where the transition events are converted into a pulse sequence for the incremental outputs $A$ and $B$. The square-wave signals generated have a phase shift of $+90^{\circ}$ or $-90^{\circ}$, depending on the direction of rotation. The phase relation between the sine/cosine input signals and the A/B output signals can be set using programming pin ROT.

Alternatively, the MSB of the converter can be output to $Z$ when ROT is high. With the zero signal this changes to high and has the pulse length of half a cycle. This signal can be used to synchronize the high-order tracks of an absolute-value encoder device.

Rev D1, Page 8/13

| A/B OUTPUT PHASE SELECTION |  |  |
| :---: | :---: | :---: |
| ROT | Input signals | Output signals A, B; Z |
| lo | positive; COS leading SIN | B leading A; Z |
| lo | negative; SIN leading COS | A leading B; Z |
| open | positive; COS leading SIN | B leading A; MSB |
| open | negative; SIN leading COS | A leading B; MSB |
| hi | positive; COS leading SIN | A leading B; Z |
| hi | negative; SIN leading COS | B leading A; $Z$ |

## Resolution, frequency ranges

Nine different resolutions or interpolation factors (IPF) can be programmed via inputs SF0 and SF1. Resolutions 16,12 and 10 are generated at the core of the converter itself. Resolutions of less than 10 are produced by division DIV in the digital processing unit. The minimum transition distance at outputs A and B corresponds to that of the transition distance control multiplied by the divisor of the digital processing unit.

The minimum output transition distance (maximum output frequency) should be adjusted to tarry with the overall system (bandwidth of the transfer medium, sampling rate of the counter). The maximum input frequency is determined by the transition distance control and the resolution of the converter core (16, 12 or 10). This frequency can be increased for resolutions of less than 10 with an external resistor at RCLK. The following table gives possible settings.

| RESOLUTION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SF1 | SFO | IPF | DIV internal division | $\mathrm{fin}_{\text {MAX }}$ | fin $_{\text {max }}$ <br> for RCLK= VCC or RCLK= $47 \mathrm{k} \Omega$ |
| hi | hi | 16 | 1 | $200 \mathrm{kHz}, \mathrm{RCLK}=47 \mathrm{k} \Omega$ | 200 kHz |
| hi | open | 12 | 1 | $260 \mathrm{kHz}, \mathrm{RCLK}=47 \mathrm{k} \Omega$ | 260 kHz |
| hi | lo | 10 | 1 | $320 \mathrm{kHz}, \mathrm{RCLK}=47 \mathrm{k} \Omega$ | 320 kHz |
| open | hi | 8 | 2 | $400 \mathrm{kHz}, \mathrm{RCLK}=23 \mathrm{k} \Omega$ | 200 kHz |
| open | open | 5 | 2 | $640 \mathrm{kHz}, \mathrm{RCLK}=23 \mathrm{k} \Omega$ | 320 kHz |
| open | lo | 4 | 4 | $800 \mathrm{kHz}, \mathrm{RCLK}=12 \mathrm{k} \Omega$ | 200 kHz |
| lo | hi | 3 | 4 | $1.04 \mathrm{MHz}, \mathrm{RCLK}=12 \mathrm{k} \Omega$ | 260 kHz |
| lo | open | 2 | 8 | $1.6 \mathrm{MHz}, \mathrm{RCLK}=6 \mathrm{k} \Omega$ | 200 kHz |
| Io | lo | 1 | 16 | $(3.2 \mathrm{MHz}), \mathrm{RCLK}=3 \mathrm{k} \Omega$ | 200 kHz |

Rev D1, Page 9/13

## Hysteresis

iC-NV has an angular hysteresis which is independent of the input amplitude and phase. It prevents the outputs from switching when the inputs are static. The following diagram shows the effect this has with an interpolation factor of 8 .

> positive direction of rotation
negative direction of rotation


A8
Fig. 8: Effect of angle hysteresis

When the direction of rotation is reversed the integrated hysteresis circuit prompts the change in direction to be signaled at the outputs; the hysteresis causes a delay here. According to the resolution the hysteresis is set to one of the following fixed values.

| ANGLE HYSTERESIS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interpolation factor | 1 | 2 | 3 | 4 | 5 | 8 | 10 | 12 | 16 |
| Hysteresis DEG | $5.625^{\circ}$ | $5.625^{\circ}$ | $7.5^{\circ}$ | $5.625^{\circ}$ | $9^{\circ}$ | $5.625^{\circ}$ | $9^{\circ}$ | $7.5^{\circ}$ | $5.625^{\circ}$ |
| referred to <br> A/B period | $1 / 64$ | $1 / 32$ | $1 / 16$ | $1 / 16$ | $1 / 8$ | $1 / 8$ | $1 / 4$ | $1 / 4$ | $1 / 4$ |

## Zero pulse

One zero pulse (index) is generated per cycle from the sine/cosine inputs. To be output to $Z$ it must be enabled by the comparator at differential inputs PZERO and NZERO. The width of the zero pulse is half the length of the A and/or B signal output cycle. When $\mathbf{Z}$ is high, simultaneously $A$ is high. The position of the zero pulse dependent on the interpolation factor and the direction of rotation is given in the following table.

| INDEX WIDTH and POSITION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IPF | Z Width | Z Position <br> with positive direction of rotation | ( with negative direction of rotation |  |  |
| 16 | $11.25^{\circ}$ | $45^{\circ} . .56 .25^{\circ}$ | $33.75^{\circ} . .45^{\circ}$ |  |  |
| 12 | $15^{\circ}$ | $45^{\circ} . .60^{\circ}$ | $30^{\circ} . .45^{\circ}$ |  |  |
| 10 | $18^{\circ}$ | $45^{\circ} . .63^{\circ}$ | $27^{\circ} . .45^{\circ}$ |  |  |
| 8 | $22.5^{\circ}$ | $39.375^{\circ} . .61 .875^{\circ}$ | $22.5^{\circ} . .45^{\circ}$ |  |  |
| 5 | $36^{\circ}$ | $36^{\circ} . .72^{\circ}$ | $9^{\circ} . .45^{\circ}$ |  |  |
| 4 | $45^{\circ}$ | $33.75^{\circ} . .78 .75^{\circ}$ | $5.625^{\circ} . .50 .625^{\circ}(?)$ |  |  |
| 3 | $60^{\circ}$ | $30^{\circ} . .90^{\circ}$ | $-7.5^{\circ} . .52 .5^{\circ}(?)$ |  |  |
| 2 | $90^{\circ}$ | $22.5 . .112 .5^{\circ}$ | $-28.125^{\circ} . .61 .875^{\circ}(?)$ |  |  |
| 1 | $180^{\circ}$ | $0^{\circ} . .180^{\circ}$ | $354.375^{\circ} . .174 .625^{\circ}$ |  |  |

## Oscilloscope diagrams

The following diagrams give the input and output signals for various directions of rotation and ROT settings for interpolation factors 1 and 16.


Fig. 9: ROT= lo/open, COS leading SIN


Fig. 11: ROT= hi, COS leading SIN


Fig. 10: ROT= lo/open, SIN leading COS


Fig. 12: ROT= hi, SIN leading COS

## Test functions

Device iC-NV features internal test functions which can be used to ease sensor bridge calibration procedures if such are required. To enable test operation, a threshold current of approx. 1mA present at pin RCLK must be exceeded during power up. Subsequently, four different test modes are selectable starting with mode 3 set initially.


Fig. 13: Activating test functions via pin RCLK.

Rev D1, Page 12/13

## Description of test signals

MODE 3
ZK un-gated index/zero comparator output EXKA all comparators EXOR-gated
SIN, NSIN, COS, NCOS
amplifier outputs (signal valid with no load only)

MODE 0
KA(0) Comparator $0^{\circ}-180^{\circ}$
Duty cycle indicates offset of sine signal.
KA(16) Comparator $90^{\circ}-270^{\circ}$
Duty cycle indicates offset of cosine signal.
KA(X): KA(8) EXOR KA(24)
Comparator $45^{\circ}-225^{\circ}$
Duty cycle indicates amplitude ratio of sine/cosine signal. Offset calibration must be performed first.

MODE 1
CLK, UP, DN
Control signals for external counters.
MODE 2
NENOS, CLK, DALL
Test signals for iC-Haus device test.

| Test Mode | S1 (A) |  | S2 (B) |  | S3 (Z) |  | S4 (SF0) | S5 (SF1) | S6 (ROT) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | ZK | $\begin{aligned} & \text { hi } \\ & \text { lo } \end{aligned}$ | EXK | pationdering |  | H\|NWH| | NSIN | cos | $\mathrm{NCOS}$ |
| 0 | KA(0) | $H H\|N\| H \mid$ |  | H\|XNHXX |  |  |  |  |  |
| 1 | CLK | mankun |  | $\begin{aligned} & \text { hi } \\ & \text { lo } \end{aligned}$ |  | Io <br> hi |  |  |  |
| 2 | NENO |  | CLK |  |  | minty |  |  |  |

## APPLICATIONS INFORMATION

Please refer to the applications information given with the iC-NV data sheet.

[^0]Rev D1, Page 13/13

## ORDERING INFORMATION

| Type | Package | Order designation |
| :--- | :--- | :--- |
| iC-NVH | TSSOP20 4.4 mm | iC-NVH TSSOP20 |

For technical support, information about prices and terms of delivery please contact:

```
iC-Haus GmbH
Am Kuemmerling 18
D-55294 Bodenheim
GERMANY
Tel +49-6135-9292-0
Fax +49-6135-9292-192
http://wwww.ichaus.com
E-mail sales@ichaus.com
```

Appointed local distributors: http://www.ichaus.de/support distributors.php


[^0]:    This specification is for a newly developed product. iC-Haus therefore reserves the right to change or update, without notice, any information contained herein, design and specification; and to discontinue or limit production or distribution of any product versions. Please contact iC-Haus to ascertain the current data.
    Copying - even as an excerpt - is only permitted with iC-Haus approval in writing and precise reference to source.
    iC-Haus does not warrant the accuracy, completeness or timeliness of the specification on this site and does not assume liability for any errors or omissions in the materials. The data specified is intended solely for the purpose of product description. No representations or warranties, either express or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.
    iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.
    As a general rule our developments, IPs, principle circuitry and range of Integrated Circuits are suitable and specifically designed for appropriate use in technical applications, such as in devices, systems and any kind of technical equipment, in so far as they do not infringe existing patent rights. In principle the range of use is limitless in a technical sense and refers to the products listed in the inventory of goods compiled for the 2008 and following export trade statistics issued by the Bureau of Statistics in Wiesbaden, for example, or to any product in the product catalogue published for the 2007 and following exhibitions in Hanover (HannoverMesse).
    We understand suitable application of our published designs to be state-of-the-art technology which can no longer be classed as inventive under the stipulations of patent law. Our explicit application notes are to be treated only as mere examples of the many possible and extremely advantageous uses our products can be put to.

